Low-power small-area ±7.28ps Jitter 1GHz DLL-based clock generator

Chulwoo Kim, In Chul Hwang, Sung Mo Kang

Research output: Chapter in Book/Report/Conference proceedingConference contribution

10 Citations (Scopus)

Abstract

Low-power small area±7.28 ps jitter 1 GHz delay locked loop (DLL)-based clock generator was discussed. For an open-loop VCDL, the jitter is reported to accumulate only within a single delay line. With a high-Q crystal oscillator, the DLL-based clock generator produced a clean clock signal. Delay was adjusted by controlling the supply voltage with a linear voltage regulator.

Original languageEnglish
Title of host publicationDigest of Technical Papers - IEEE International Solid-State Circuits Conference
Pages142-143+453+123
Publication statusPublished - 2002
Externally publishedYes
Event2002 IEEE International Solid-State Circuits Conference - San Francisco, CA, United States
Duration: 2002 Feb 32002 Feb 7

Other

Other2002 IEEE International Solid-State Circuits Conference
CountryUnited States
CitySan Francisco, CA
Period02/2/302/2/7

Fingerprint

Jitter
Clocks
Crystal oscillators
Voltage regulators
Electric delay lines
Electric potential

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Kim, C., Hwang, I. C., & Kang, S. M. (2002). Low-power small-area ±7.28ps Jitter 1GHz DLL-based clock generator. In Digest of Technical Papers - IEEE International Solid-State Circuits Conference (pp. 142-143+453+123)

Low-power small-area ±7.28ps Jitter 1GHz DLL-based clock generator. / Kim, Chulwoo; Hwang, In Chul; Kang, Sung Mo.

Digest of Technical Papers - IEEE International Solid-State Circuits Conference. 2002. p. 142-143+453+123.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Kim, C, Hwang, IC & Kang, SM 2002, Low-power small-area ±7.28ps Jitter 1GHz DLL-based clock generator. in Digest of Technical Papers - IEEE International Solid-State Circuits Conference. pp. 142-143+453+123, 2002 IEEE International Solid-State Circuits Conference, San Francisco, CA, United States, 02/2/3.
Kim C, Hwang IC, Kang SM. Low-power small-area ±7.28ps Jitter 1GHz DLL-based clock generator. In Digest of Technical Papers - IEEE International Solid-State Circuits Conference. 2002. p. 142-143+453+123
Kim, Chulwoo ; Hwang, In Chul ; Kang, Sung Mo. / Low-power small-area ±7.28ps Jitter 1GHz DLL-based clock generator. Digest of Technical Papers - IEEE International Solid-State Circuits Conference. 2002. pp. 142-143+453+123
@inproceedings{90634a947d144f388c782a57748d1353,
title = "Low-power small-area ±7.28ps Jitter 1GHz DLL-based clock generator",
abstract = "Low-power small area±7.28 ps jitter 1 GHz delay locked loop (DLL)-based clock generator was discussed. For an open-loop VCDL, the jitter is reported to accumulate only within a single delay line. With a high-Q crystal oscillator, the DLL-based clock generator produced a clean clock signal. Delay was adjusted by controlling the supply voltage with a linear voltage regulator.",
author = "Chulwoo Kim and Hwang, {In Chul} and Kang, {Sung Mo}",
year = "2002",
language = "English",
pages = "142--143+453+123",
booktitle = "Digest of Technical Papers - IEEE International Solid-State Circuits Conference",

}

TY - GEN

T1 - Low-power small-area ±7.28ps Jitter 1GHz DLL-based clock generator

AU - Kim, Chulwoo

AU - Hwang, In Chul

AU - Kang, Sung Mo

PY - 2002

Y1 - 2002

N2 - Low-power small area±7.28 ps jitter 1 GHz delay locked loop (DLL)-based clock generator was discussed. For an open-loop VCDL, the jitter is reported to accumulate only within a single delay line. With a high-Q crystal oscillator, the DLL-based clock generator produced a clean clock signal. Delay was adjusted by controlling the supply voltage with a linear voltage regulator.

AB - Low-power small area±7.28 ps jitter 1 GHz delay locked loop (DLL)-based clock generator was discussed. For an open-loop VCDL, the jitter is reported to accumulate only within a single delay line. With a high-Q crystal oscillator, the DLL-based clock generator produced a clean clock signal. Delay was adjusted by controlling the supply voltage with a linear voltage regulator.

UR - http://www.scopus.com/inward/record.url?scp=0036117640&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0036117640&partnerID=8YFLogxK

M3 - Conference contribution

SP - 142-143+453+123

BT - Digest of Technical Papers - IEEE International Solid-State Circuits Conference

ER -