Low temperature characterization of mobility in 14 nm FD-SOI CMOS devices under interface coupling conditions

Minju Shin, Ming Shi, Mireille Mouis, Antoine Cros, Emmanuel Josse, Gyu-Tae Kim, Gérard Ghibaudo

Research output: Contribution to journalArticle

5 Citations (Scopus)

Abstract

In this work, we demonstrate the powerful methodology of electronic transport characterization in highly scaled (down to 14 nm-node) FDSOI CMOS devices using cryogenic operation under interface coupling measurement condition. Thanks to this approach, the underlying scattering mechanisms were revealed in terms of their origin and diffusion center location. At first we study quantitatively transport behavior induced by the high-k/metal gate stack in long channel case, and then we investigate the transport properties evolution in highly scaled devices. Mobility degradation in short devices is shown to stem from additional scattering mechanisms, unlike long channel devices, which are attributed to process-induced defects near source and drain region. Especially in PMOS devices, channel-material related defects which could be denser close to front interface also induce mobility degradation.

Original languageEnglish
Pages (from-to)30-35
Number of pages6
JournalSolid-State Electronics
Volume108
DOIs
Publication statusPublished - 2015

Fingerprint

SOI (semiconductors)
CMOS
Scattering
Degradation
Defects
Transport properties
Cryogenics
Metals
Temperature
degradation
defects
scattering
stems
cryogenics
transport properties
methodology
electronics
metals

Keywords

  • Electronics transport
  • Interface coupling measurement
  • Low temperature characterization
  • UTBB FD-SOI

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Condensed Matter Physics
  • Electronic, Optical and Magnetic Materials
  • Materials Chemistry

Cite this

Low temperature characterization of mobility in 14 nm FD-SOI CMOS devices under interface coupling conditions. / Shin, Minju; Shi, Ming; Mouis, Mireille; Cros, Antoine; Josse, Emmanuel; Kim, Gyu-Tae; Ghibaudo, Gérard.

In: Solid-State Electronics, Vol. 108, 2015, p. 30-35.

Research output: Contribution to journalArticle

Shin, Minju ; Shi, Ming ; Mouis, Mireille ; Cros, Antoine ; Josse, Emmanuel ; Kim, Gyu-Tae ; Ghibaudo, Gérard. / Low temperature characterization of mobility in 14 nm FD-SOI CMOS devices under interface coupling conditions. In: Solid-State Electronics. 2015 ; Vol. 108. pp. 30-35.
@article{48e3c06c2774467faa8f93234c12bace,
title = "Low temperature characterization of mobility in 14 nm FD-SOI CMOS devices under interface coupling conditions",
abstract = "In this work, we demonstrate the powerful methodology of electronic transport characterization in highly scaled (down to 14 nm-node) FDSOI CMOS devices using cryogenic operation under interface coupling measurement condition. Thanks to this approach, the underlying scattering mechanisms were revealed in terms of their origin and diffusion center location. At first we study quantitatively transport behavior induced by the high-k/metal gate stack in long channel case, and then we investigate the transport properties evolution in highly scaled devices. Mobility degradation in short devices is shown to stem from additional scattering mechanisms, unlike long channel devices, which are attributed to process-induced defects near source and drain region. Especially in PMOS devices, channel-material related defects which could be denser close to front interface also induce mobility degradation.",
keywords = "Electronics transport, Interface coupling measurement, Low temperature characterization, UTBB FD-SOI",
author = "Minju Shin and Ming Shi and Mireille Mouis and Antoine Cros and Emmanuel Josse and Gyu-Tae Kim and G{\'e}rard Ghibaudo",
year = "2015",
doi = "10.1016/j.sse.2014.12.013",
language = "English",
volume = "108",
pages = "30--35",
journal = "Solid-State Electronics",
issn = "0038-1101",
publisher = "Elsevier Limited",

}

TY - JOUR

T1 - Low temperature characterization of mobility in 14 nm FD-SOI CMOS devices under interface coupling conditions

AU - Shin, Minju

AU - Shi, Ming

AU - Mouis, Mireille

AU - Cros, Antoine

AU - Josse, Emmanuel

AU - Kim, Gyu-Tae

AU - Ghibaudo, Gérard

PY - 2015

Y1 - 2015

N2 - In this work, we demonstrate the powerful methodology of electronic transport characterization in highly scaled (down to 14 nm-node) FDSOI CMOS devices using cryogenic operation under interface coupling measurement condition. Thanks to this approach, the underlying scattering mechanisms were revealed in terms of their origin and diffusion center location. At first we study quantitatively transport behavior induced by the high-k/metal gate stack in long channel case, and then we investigate the transport properties evolution in highly scaled devices. Mobility degradation in short devices is shown to stem from additional scattering mechanisms, unlike long channel devices, which are attributed to process-induced defects near source and drain region. Especially in PMOS devices, channel-material related defects which could be denser close to front interface also induce mobility degradation.

AB - In this work, we demonstrate the powerful methodology of electronic transport characterization in highly scaled (down to 14 nm-node) FDSOI CMOS devices using cryogenic operation under interface coupling measurement condition. Thanks to this approach, the underlying scattering mechanisms were revealed in terms of their origin and diffusion center location. At first we study quantitatively transport behavior induced by the high-k/metal gate stack in long channel case, and then we investigate the transport properties evolution in highly scaled devices. Mobility degradation in short devices is shown to stem from additional scattering mechanisms, unlike long channel devices, which are attributed to process-induced defects near source and drain region. Especially in PMOS devices, channel-material related defects which could be denser close to front interface also induce mobility degradation.

KW - Electronics transport

KW - Interface coupling measurement

KW - Low temperature characterization

KW - UTBB FD-SOI

UR - http://www.scopus.com/inward/record.url?scp=84925587194&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84925587194&partnerID=8YFLogxK

U2 - 10.1016/j.sse.2014.12.013

DO - 10.1016/j.sse.2014.12.013

M3 - Article

AN - SCOPUS:84925587194

VL - 108

SP - 30

EP - 35

JO - Solid-State Electronics

JF - Solid-State Electronics

SN - 0038-1101

ER -