Magnetoresistance mobility characterization in advanced FD-SOI n-MOSFETs

Minju Shin, Ming Shi, Mireille Mouis, Antoine Cros, Emmanuel Josse, Sutirha Mukhopadhyay, Benjamin Piot, Gyu-Tae Kim, Gérard Ghibaudo

Research output: Contribution to journalArticle

4 Citations (Scopus)

Abstract

In this work, we applied the magnetoresistance (MR) characterization technique on n-type FD-SOI devices from a 14 nm-node technology. A notable advantage of MR is that it can probe the sub-threshold region, where Coulomb scattering influence is unscreened, while classical methods are validated to the strong inversion regime. At first, we discuss the influence of series resistance depending on gate bias, gate stack and temperature in this technology. Secondly, for long channel devices, we show that Coulomb scattering plays no significant role below threshold voltage at room temperature, in spite of the presence of a high-k/metal gate stack. MR-mobility (μMR) measurements were also performed in interface coupling conditions in order to further assess the role of the high-k/metal gate stack on transport properties and to analyze back bias induced mobility variations, depending on temperature range. Finally, the comparative study of low field effective mobility (μ0) and μMR shows that critical gate length of mobility degradation can be overestimated by using μ0 at low temperature due to a lack of ability of Y-function method to capture unscreened Coulomb scattering.

Original languageEnglish
Pages (from-to)229-235
Number of pages7
JournalSolid-State Electronics
Volume103
DOIs
Publication statusPublished - 2015 Jan 1

Fingerprint

SOI (semiconductors)
Magnetoresistance
field effect transistors
Scattering
Metals
scattering
Temperature
Threshold voltage
threshold voltage
metals
Transport properties
transport properties
inversions
degradation
Degradation
thresholds
temperature
probes
room temperature

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Condensed Matter Physics
  • Electronic, Optical and Magnetic Materials
  • Materials Chemistry

Cite this

Shin, M., Shi, M., Mouis, M., Cros, A., Josse, E., Mukhopadhyay, S., ... Ghibaudo, G. (2015). Magnetoresistance mobility characterization in advanced FD-SOI n-MOSFETs. Solid-State Electronics, 103, 229-235. https://doi.org/10.1016/j.sse.2014.07.007

Magnetoresistance mobility characterization in advanced FD-SOI n-MOSFETs. / Shin, Minju; Shi, Ming; Mouis, Mireille; Cros, Antoine; Josse, Emmanuel; Mukhopadhyay, Sutirha; Piot, Benjamin; Kim, Gyu-Tae; Ghibaudo, Gérard.

In: Solid-State Electronics, Vol. 103, 01.01.2015, p. 229-235.

Research output: Contribution to journalArticle

Shin, M, Shi, M, Mouis, M, Cros, A, Josse, E, Mukhopadhyay, S, Piot, B, Kim, G-T & Ghibaudo, G 2015, 'Magnetoresistance mobility characterization in advanced FD-SOI n-MOSFETs', Solid-State Electronics, vol. 103, pp. 229-235. https://doi.org/10.1016/j.sse.2014.07.007
Shin M, Shi M, Mouis M, Cros A, Josse E, Mukhopadhyay S et al. Magnetoresistance mobility characterization in advanced FD-SOI n-MOSFETs. Solid-State Electronics. 2015 Jan 1;103:229-235. https://doi.org/10.1016/j.sse.2014.07.007
Shin, Minju ; Shi, Ming ; Mouis, Mireille ; Cros, Antoine ; Josse, Emmanuel ; Mukhopadhyay, Sutirha ; Piot, Benjamin ; Kim, Gyu-Tae ; Ghibaudo, Gérard. / Magnetoresistance mobility characterization in advanced FD-SOI n-MOSFETs. In: Solid-State Electronics. 2015 ; Vol. 103. pp. 229-235.
@article{9721d54badee4eaf909ff85025fd9e8c,
title = "Magnetoresistance mobility characterization in advanced FD-SOI n-MOSFETs",
abstract = "In this work, we applied the magnetoresistance (MR) characterization technique on n-type FD-SOI devices from a 14 nm-node technology. A notable advantage of MR is that it can probe the sub-threshold region, where Coulomb scattering influence is unscreened, while classical methods are validated to the strong inversion regime. At first, we discuss the influence of series resistance depending on gate bias, gate stack and temperature in this technology. Secondly, for long channel devices, we show that Coulomb scattering plays no significant role below threshold voltage at room temperature, in spite of the presence of a high-k/metal gate stack. MR-mobility (μMR) measurements were also performed in interface coupling conditions in order to further assess the role of the high-k/metal gate stack on transport properties and to analyze back bias induced mobility variations, depending on temperature range. Finally, the comparative study of low field effective mobility (μ0) and μMR shows that critical gate length of mobility degradation can be overestimated by using μ0 at low temperature due to a lack of ability of Y-function method to capture unscreened Coulomb scattering.",
keywords = "FD-SOI, High-k/metal gate stack, Magneto transport, Series resistance, UTBB",
author = "Minju Shin and Ming Shi and Mireille Mouis and Antoine Cros and Emmanuel Josse and Sutirha Mukhopadhyay and Benjamin Piot and Gyu-Tae Kim and G{\'e}rard Ghibaudo",
year = "2015",
month = "1",
day = "1",
doi = "10.1016/j.sse.2014.07.007",
language = "English",
volume = "103",
pages = "229--235",
journal = "Solid-State Electronics",
issn = "0038-1101",
publisher = "Elsevier Limited",

}

TY - JOUR

T1 - Magnetoresistance mobility characterization in advanced FD-SOI n-MOSFETs

AU - Shin, Minju

AU - Shi, Ming

AU - Mouis, Mireille

AU - Cros, Antoine

AU - Josse, Emmanuel

AU - Mukhopadhyay, Sutirha

AU - Piot, Benjamin

AU - Kim, Gyu-Tae

AU - Ghibaudo, Gérard

PY - 2015/1/1

Y1 - 2015/1/1

N2 - In this work, we applied the magnetoresistance (MR) characterization technique on n-type FD-SOI devices from a 14 nm-node technology. A notable advantage of MR is that it can probe the sub-threshold region, where Coulomb scattering influence is unscreened, while classical methods are validated to the strong inversion regime. At first, we discuss the influence of series resistance depending on gate bias, gate stack and temperature in this technology. Secondly, for long channel devices, we show that Coulomb scattering plays no significant role below threshold voltage at room temperature, in spite of the presence of a high-k/metal gate stack. MR-mobility (μMR) measurements were also performed in interface coupling conditions in order to further assess the role of the high-k/metal gate stack on transport properties and to analyze back bias induced mobility variations, depending on temperature range. Finally, the comparative study of low field effective mobility (μ0) and μMR shows that critical gate length of mobility degradation can be overestimated by using μ0 at low temperature due to a lack of ability of Y-function method to capture unscreened Coulomb scattering.

AB - In this work, we applied the magnetoresistance (MR) characterization technique on n-type FD-SOI devices from a 14 nm-node technology. A notable advantage of MR is that it can probe the sub-threshold region, where Coulomb scattering influence is unscreened, while classical methods are validated to the strong inversion regime. At first, we discuss the influence of series resistance depending on gate bias, gate stack and temperature in this technology. Secondly, for long channel devices, we show that Coulomb scattering plays no significant role below threshold voltage at room temperature, in spite of the presence of a high-k/metal gate stack. MR-mobility (μMR) measurements were also performed in interface coupling conditions in order to further assess the role of the high-k/metal gate stack on transport properties and to analyze back bias induced mobility variations, depending on temperature range. Finally, the comparative study of low field effective mobility (μ0) and μMR shows that critical gate length of mobility degradation can be overestimated by using μ0 at low temperature due to a lack of ability of Y-function method to capture unscreened Coulomb scattering.

KW - FD-SOI

KW - High-k/metal gate stack

KW - Magneto transport

KW - Series resistance

KW - UTBB

UR - http://www.scopus.com/inward/record.url?scp=84915782370&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84915782370&partnerID=8YFLogxK

U2 - 10.1016/j.sse.2014.07.007

DO - 10.1016/j.sse.2014.07.007

M3 - Article

VL - 103

SP - 229

EP - 235

JO - Solid-State Electronics

JF - Solid-State Electronics

SN - 0038-1101

ER -