Minimizing CMT miss penalty in selective page-level address mapping table

Ronnie Mativenga; Joon Young Paik; Junghee Lee; Tae Sun Chung; Youngjae Kim

doi:10.1109/CLUSTER.2016.81

Minimizing CMT miss penalty in selective page-level address mapping table

Ronnie Mativenga, Joon Young Paik, Junghee Lee, Tae Sun Chung, Youngjae Kim

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

1 Citation (Scopus)

Abstract

Flash Translation Layer (FTL) performs virtual-tophysical address translations and hides the erase-before-write characteristics of Flash. Pure page mapped FTL, which maintains page-level address mappings, is known as the most efficient FTL. However, its huge SRAM requirement to load the entire mapping table limited adoption of its use. In order to reduce SRAM space utilization while maintaining comparable performance, we can selectively cache page-level address mappings into a small SRAM. However, the performance of this approach is limited by miss ratio of cached mapping table (CMT) on SRAM. In this paper, we propose a replica approach of the page-mapped FTL on flash, called Replica to minimize the performance penalty of CMT miss.

Original language	English
Title of host publication	Proceedings - 2016 IEEE International Conference on Cluster Computing, CLUSTER 2016
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	152-153
Number of pages	2
ISBN (Electronic)	9781509036530
DOIs	https://doi.org/10.1109/CLUSTER.2016.81
Publication status	Published - 2016 Dec 6
Externally published	Yes
Event	2016 IEEE International Conference on Cluster Computing, CLUSTER 2016 - Taipei, Taiwan, Province of China Duration: 2016 Sep 13 → 2016 Sep 15

Publication series

Name	Proceedings - IEEE International Conference on Cluster Computing, ICCC
ISSN (Print)	1552-5244

Conference

Conference	2016 IEEE International Conference on Cluster Computing, CLUSTER 2016
Country	Taiwan, Province of China
City	Taipei
Period	16/9/13 → 16/9/15

ASJC Scopus subject areas

Software
Hardware and Architecture
Signal Processing

Access to Document

10.1109/CLUSTER.2016.81

Fingerprint Dive into the research topics of 'Minimizing CMT miss penalty in selective page-level address mapping table'. Together they form a unique fingerprint.

Cite this

Mativenga, R., Paik, J. Y., Lee, J., Chung, T. S., & Kim, Y. (2016). Minimizing CMT miss penalty in selective page-level address mapping table. In Proceedings - 2016 IEEE International Conference on Cluster Computing, CLUSTER 2016 (pp. 152-153). [7776497] (Proceedings - IEEE International Conference on Cluster Computing, ICCC). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/CLUSTER.2016.81

Minimizing CMT miss penalty in selective page-level address mapping table. / Mativenga, Ronnie; Paik, Joon Young; Lee, Junghee; Chung, Tae Sun; Kim, Youngjae.

Proceedings - 2016 IEEE International Conference on Cluster Computing, CLUSTER 2016. Institute of Electrical and Electronics Engineers Inc., 2016. p. 152-153 7776497 (Proceedings - IEEE International Conference on Cluster Computing, ICCC).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Mativenga, R, Paik, JY, Lee, J, Chung, TS & Kim, Y 2016, Minimizing CMT miss penalty in selective page-level address mapping table. in Proceedings - 2016 IEEE International Conference on Cluster Computing, CLUSTER 2016., 7776497, Proceedings - IEEE International Conference on Cluster Computing, ICCC, Institute of Electrical and Electronics Engineers Inc., pp. 152-153, 2016 IEEE International Conference on Cluster Computing, CLUSTER 2016, Taipei, Taiwan, Province of China, 16/9/13. https://doi.org/10.1109/CLUSTER.2016.81

Mativenga R, Paik JY, Lee J, Chung TS, Kim Y. Minimizing CMT miss penalty in selective page-level address mapping table. In Proceedings - 2016 IEEE International Conference on Cluster Computing, CLUSTER 2016. Institute of Electrical and Electronics Engineers Inc. 2016. p. 152-153. 7776497. (Proceedings - IEEE International Conference on Cluster Computing, ICCC). https://doi.org/10.1109/CLUSTER.2016.81

Mativenga, Ronnie ; Paik, Joon Young ; Lee, Junghee ; Chung, Tae Sun ; Kim, Youngjae. / Minimizing CMT miss penalty in selective page-level address mapping table. Proceedings - 2016 IEEE International Conference on Cluster Computing, CLUSTER 2016. Institute of Electrical and Electronics Engineers Inc., 2016. pp. 152-153 (Proceedings - IEEE International Conference on Cluster Computing, ICCC).

@inproceedings{256252ff8bcf4f8cb84b891eaabe639c,

title = "Minimizing CMT miss penalty in selective page-level address mapping table",

abstract = "Flash Translation Layer (FTL) performs virtual-tophysical address translations and hides the erase-before-write characteristics of Flash. Pure page mapped FTL, which maintains page-level address mappings, is known as the most efficient FTL. However, its huge SRAM requirement to load the entire mapping table limited adoption of its use. In order to reduce SRAM space utilization while maintaining comparable performance, we can selectively cache page-level address mappings into a small SRAM. However, the performance of this approach is limited by miss ratio of cached mapping table (CMT) on SRAM. In this paper, we propose a replica approach of the page-mapped FTL on flash, called Replica to minimize the performance penalty of CMT miss.",

author = "Ronnie Mativenga and Paik, {Joon Young} and Junghee Lee and Chung, {Tae Sun} and Youngjae Kim",

year = "2016",

month = dec,

day = "6",

doi = "10.1109/CLUSTER.2016.81",

language = "English",

series = "Proceedings - IEEE International Conference on Cluster Computing, ICCC",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "152--153",

booktitle = "Proceedings - 2016 IEEE International Conference on Cluster Computing, CLUSTER 2016",

note = "2016 IEEE International Conference on Cluster Computing, CLUSTER 2016 ; Conference date: 13-09-2016 Through 15-09-2016",

}

TY - GEN

T1 - Minimizing CMT miss penalty in selective page-level address mapping table

AU - Mativenga, Ronnie

AU - Paik, Joon Young

AU - Lee, Junghee

AU - Chung, Tae Sun

AU - Kim, Youngjae

PY - 2016/12/6

Y1 - 2016/12/6

N2 - Flash Translation Layer (FTL) performs virtual-tophysical address translations and hides the erase-before-write characteristics of Flash. Pure page mapped FTL, which maintains page-level address mappings, is known as the most efficient FTL. However, its huge SRAM requirement to load the entire mapping table limited adoption of its use. In order to reduce SRAM space utilization while maintaining comparable performance, we can selectively cache page-level address mappings into a small SRAM. However, the performance of this approach is limited by miss ratio of cached mapping table (CMT) on SRAM. In this paper, we propose a replica approach of the page-mapped FTL on flash, called Replica to minimize the performance penalty of CMT miss.

AB - Flash Translation Layer (FTL) performs virtual-tophysical address translations and hides the erase-before-write characteristics of Flash. Pure page mapped FTL, which maintains page-level address mappings, is known as the most efficient FTL. However, its huge SRAM requirement to load the entire mapping table limited adoption of its use. In order to reduce SRAM space utilization while maintaining comparable performance, we can selectively cache page-level address mappings into a small SRAM. However, the performance of this approach is limited by miss ratio of cached mapping table (CMT) on SRAM. In this paper, we propose a replica approach of the page-mapped FTL on flash, called Replica to minimize the performance penalty of CMT miss.

UR - http://www.scopus.com/inward/record.url?scp=85013156584&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85013156584&partnerID=8YFLogxK

U2 - 10.1109/CLUSTER.2016.81

DO - 10.1109/CLUSTER.2016.81

M3 - Conference contribution

AN - SCOPUS:85013156584

T3 - Proceedings - IEEE International Conference on Cluster Computing, ICCC

SP - 152

EP - 153

BT - Proceedings - 2016 IEEE International Conference on Cluster Computing, CLUSTER 2016

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 2016 IEEE International Conference on Cluster Computing, CLUSTER 2016

Y2 - 13 September 2016 through 15 September 2016

ER -