Monolithic 3D stacked multiply-accumulate units

Young Seo Lee, Kyung Min Kim, Ji Heon Lee, Young Ho Gong, Seon Wook Kim, Sung Woo Chung

Research output: Contribution to journalArticlepeer-review

Abstract

The monolithic 3D stacking (M3D) reduces the critical path delay, leveraging 1) short latency of a monolithic inter-tier via (MIV) and 2) short 2D interconnect and cell delay through smaller footprint. In this paper, we propose M3D stacked multiply-accumulate (MAC) units; MAC units have a relatively large number of long wires. With the Samsung 28 nm ASIC library, the M3D stacked MAC units reduce the critical path delay by up to 28.9%, compared to the conventional 2D structure. In addition, the M3D stacked MAC units reduce dynamic energy and leakage power by up to 9.6% and 21.7%, respectively. Compared to the TSV stacked MAC units, the M3D stacked MAC units consume less dynamic energy and leakage power by up to 37.1% and 73.6%, respectively. Though the 3D stacking technology inevitably causes higher peak temperature than the 2D structure, our thermal results show that the peak temperature of the M3D stacking is always lower than that of the TSV-based 3D stacking. Furthermore, when the size of the MAC unit is optimized in convolutional neural network (CNN) applications, the peak temperature of the M3D stacking is 88.3 °C at most, which is still under the threshold temperature.

Original languageEnglish
Pages (from-to)183-189
Number of pages7
JournalIntegration, the VLSI Journal
Volume76
DOIs
Publication statusPublished - 2021 Jan

Keywords

  • ASIC
  • M3D stacking
  • Multiply-accumulate
  • TSV-Based 3D stacking

ASJC Scopus subject areas

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Monolithic 3D stacked multiply-accumulate units'. Together they form a unique fingerprint.

Cite this