Multidimensional Householder based high-speed QR decomposition architecture for MIMO receivers

Iput Heri Kurniawan, Ji Hwan Yoon, Jongsun Park

Research output: Chapter in Book/Report/Conference proceedingConference contribution

9 Citations (Scopus)

Abstract

Conventional QR decomposition (QRD) hardware with a large size of channel matrix suffers from very low throughput and large latencies. This paper presents a high speed multi-dimensional (M-D) coordinate rotation digital computer (CORDIC) based QRD architecture. The novel high speed M-D architecture is enabled by exploiting multiple annihilations in a single CORDIC operation and removing data dependencies between two CORDIC operations (evaluation and application CORDIC) in Householder-based QRD process. The proposed QRD architecture can compute 4×4 complex R matrix for every 8 clock cycles. Our QRD hardware for 4×4 channel matrix was implemented using Samsung 0.13μm CMOS process, and the experimental results show that the proposed architecture achieves 4.74x speed-up compared to the conventional hybrid M-D based QRD.

Original languageEnglish
Title of host publicationProceedings - IEEE International Symposium on Circuits and Systems
Pages2159-2162
Number of pages4
DOIs
Publication statusPublished - 2013 Sep 9
Event2013 IEEE International Symposium on Circuits and Systems, ISCAS 2013 - Beijing, China
Duration: 2013 May 192013 May 23

Other

Other2013 IEEE International Symposium on Circuits and Systems, ISCAS 2013
CountryChina
CityBeijing
Period13/5/1913/5/23

Fingerprint

MIMO systems
Digital computers
Decomposition
Computer operating procedures
Hardware
Clocks
Throughput

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Kurniawan, I. H., Yoon, J. H., & Park, J. (2013). Multidimensional Householder based high-speed QR decomposition architecture for MIMO receivers. In Proceedings - IEEE International Symposium on Circuits and Systems (pp. 2159-2162). [6572302] https://doi.org/10.1109/ISCAS.2013.6572302

Multidimensional Householder based high-speed QR decomposition architecture for MIMO receivers. / Kurniawan, Iput Heri; Yoon, Ji Hwan; Park, Jongsun.

Proceedings - IEEE International Symposium on Circuits and Systems. 2013. p. 2159-2162 6572302.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Kurniawan, IH, Yoon, JH & Park, J 2013, Multidimensional Householder based high-speed QR decomposition architecture for MIMO receivers. in Proceedings - IEEE International Symposium on Circuits and Systems., 6572302, pp. 2159-2162, 2013 IEEE International Symposium on Circuits and Systems, ISCAS 2013, Beijing, China, 13/5/19. https://doi.org/10.1109/ISCAS.2013.6572302
Kurniawan IH, Yoon JH, Park J. Multidimensional Householder based high-speed QR decomposition architecture for MIMO receivers. In Proceedings - IEEE International Symposium on Circuits and Systems. 2013. p. 2159-2162. 6572302 https://doi.org/10.1109/ISCAS.2013.6572302
Kurniawan, Iput Heri ; Yoon, Ji Hwan ; Park, Jongsun. / Multidimensional Householder based high-speed QR decomposition architecture for MIMO receivers. Proceedings - IEEE International Symposium on Circuits and Systems. 2013. pp. 2159-2162
@inproceedings{e37f12a6432d4b1dafd486525cec8619,
title = "Multidimensional Householder based high-speed QR decomposition architecture for MIMO receivers",
abstract = "Conventional QR decomposition (QRD) hardware with a large size of channel matrix suffers from very low throughput and large latencies. This paper presents a high speed multi-dimensional (M-D) coordinate rotation digital computer (CORDIC) based QRD architecture. The novel high speed M-D architecture is enabled by exploiting multiple annihilations in a single CORDIC operation and removing data dependencies between two CORDIC operations (evaluation and application CORDIC) in Householder-based QRD process. The proposed QRD architecture can compute 4×4 complex R matrix for every 8 clock cycles. Our QRD hardware for 4×4 channel matrix was implemented using Samsung 0.13μm CMOS process, and the experimental results show that the proposed architecture achieves 4.74x speed-up compared to the conventional hybrid M-D based QRD.",
author = "Kurniawan, {Iput Heri} and Yoon, {Ji Hwan} and Jongsun Park",
year = "2013",
month = "9",
day = "9",
doi = "10.1109/ISCAS.2013.6572302",
language = "English",
isbn = "9781467357609",
pages = "2159--2162",
booktitle = "Proceedings - IEEE International Symposium on Circuits and Systems",

}

TY - GEN

T1 - Multidimensional Householder based high-speed QR decomposition architecture for MIMO receivers

AU - Kurniawan, Iput Heri

AU - Yoon, Ji Hwan

AU - Park, Jongsun

PY - 2013/9/9

Y1 - 2013/9/9

N2 - Conventional QR decomposition (QRD) hardware with a large size of channel matrix suffers from very low throughput and large latencies. This paper presents a high speed multi-dimensional (M-D) coordinate rotation digital computer (CORDIC) based QRD architecture. The novel high speed M-D architecture is enabled by exploiting multiple annihilations in a single CORDIC operation and removing data dependencies between two CORDIC operations (evaluation and application CORDIC) in Householder-based QRD process. The proposed QRD architecture can compute 4×4 complex R matrix for every 8 clock cycles. Our QRD hardware for 4×4 channel matrix was implemented using Samsung 0.13μm CMOS process, and the experimental results show that the proposed architecture achieves 4.74x speed-up compared to the conventional hybrid M-D based QRD.

AB - Conventional QR decomposition (QRD) hardware with a large size of channel matrix suffers from very low throughput and large latencies. This paper presents a high speed multi-dimensional (M-D) coordinate rotation digital computer (CORDIC) based QRD architecture. The novel high speed M-D architecture is enabled by exploiting multiple annihilations in a single CORDIC operation and removing data dependencies between two CORDIC operations (evaluation and application CORDIC) in Householder-based QRD process. The proposed QRD architecture can compute 4×4 complex R matrix for every 8 clock cycles. Our QRD hardware for 4×4 channel matrix was implemented using Samsung 0.13μm CMOS process, and the experimental results show that the proposed architecture achieves 4.74x speed-up compared to the conventional hybrid M-D based QRD.

UR - http://www.scopus.com/inward/record.url?scp=84883397490&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84883397490&partnerID=8YFLogxK

U2 - 10.1109/ISCAS.2013.6572302

DO - 10.1109/ISCAS.2013.6572302

M3 - Conference contribution

AN - SCOPUS:84883397490

SN - 9781467357609

SP - 2159

EP - 2162

BT - Proceedings - IEEE International Symposium on Circuits and Systems

ER -