New battery status checking method for implantable biomedical applications

Jong Pil Son, Kyu Young Kim, Ji Yong Jeong, Yogendera Kumar, Soo Won Kim

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

A new scheme namely variable monitoring period scheme (VMP) is proposed to reduce the power consumption of a battery management system (BMS) used in implantable biomedical application devices. Self tuning level of reference voltage is used to make reference voltage flattened. Proposed circuit is fabricated in Samsung 0.35μm CMOS process and experimental results show that it consumes only 100nW@1.5V and total variance of reference voltage is reduced to be only 3mV over entire supply voltage range.

Original languageEnglish
Title of host publicationIntegrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation - 16th International Workshop, PATMOS 2006, Proceedings
PublisherSpringer Verlag
Pages292-300
Number of pages9
ISBN (Print)3540390944, 9783540390947
DOIs
Publication statusPublished - 2006
Event16th International Workshop on Power and Timing Modeling, Optimization and Simulation, PATMOS 2006 - Montpellier, France
Duration: 2006 Sep 132006 Sep 15

Publication series

NameLecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Volume4148 LNCS
ISSN (Print)0302-9743
ISSN (Electronic)1611-3349

Other

Other16th International Workshop on Power and Timing Modeling, Optimization and Simulation, PATMOS 2006
CountryFrance
CityMontpellier
Period06/9/1306/9/15

ASJC Scopus subject areas

  • Theoretical Computer Science
  • Computer Science(all)

Fingerprint Dive into the research topics of 'New battery status checking method for implantable biomedical applications'. Together they form a unique fingerprint.

  • Cite this

    Son, J. P., Kim, K. Y., Jeong, J. Y., Kumar, Y., & Kim, S. W. (2006). New battery status checking method for implantable biomedical applications. In Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation - 16th International Workshop, PATMOS 2006, Proceedings (pp. 292-300). (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 4148 LNCS). Springer Verlag. https://doi.org/10.1007/11847083_28