NMOS Energy Recovery Logic

Chulwoo Kim, Seung Moon Yoo, Sung Mo Kang

Research output: Chapter in Book/Report/Conference proceedingConference contribution

4 Citations (Scopus)

Abstract

In this paper, we describe NMOS Energy Recovery Logic (NERL) which exhibits high throughput with low energy consumption due to efficient energy transfer and recovery using adiabatic and bootstrapping. NERL shows full output voltage swing, insensitivity to output load capacitance, less dependency on power-clock frequency and complementary outputs for balanced capacitance load to power-clock. We have designed an 8-bit CLA and inverter chain using 0.6 μm CMOS technology and verified that NERL saves energy over ECRL by 2 to 3 times.

Original languageEnglish
Title of host publicationProceedings of the IEEE Great Lakes Symposium on VLSI
Place of PublicationLos Alamitos, CA, United States
PublisherIEEE
Pages310-313
Number of pages4
ISBN (Print)0769501044
Publication statusPublished - 1999 Dec 1
Externally publishedYes
EventProceedings of the 1999 9th Great Lakes Symposium on VLSI (GLSVLSI '99) - Ann Arbor, MI, USA
Duration: 1999 Mar 41999 Mar 6

Other

OtherProceedings of the 1999 9th Great Lakes Symposium on VLSI (GLSVLSI '99)
CityAnn Arbor, MI, USA
Period99/3/499/3/6

Fingerprint

Recovery
Clocks
Capacitance
Energy transfer
Energy utilization
Throughput
Electric potential

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Kim, C., Yoo, S. M., & Kang, S. M. (1999). NMOS Energy Recovery Logic. In Proceedings of the IEEE Great Lakes Symposium on VLSI (pp. 310-313). Los Alamitos, CA, United States: IEEE.

NMOS Energy Recovery Logic. / Kim, Chulwoo; Yoo, Seung Moon; Kang, Sung Mo.

Proceedings of the IEEE Great Lakes Symposium on VLSI. Los Alamitos, CA, United States : IEEE, 1999. p. 310-313.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Kim, C, Yoo, SM & Kang, SM 1999, NMOS Energy Recovery Logic. in Proceedings of the IEEE Great Lakes Symposium on VLSI. IEEE, Los Alamitos, CA, United States, pp. 310-313, Proceedings of the 1999 9th Great Lakes Symposium on VLSI (GLSVLSI '99), Ann Arbor, MI, USA, 99/3/4.
Kim C, Yoo SM, Kang SM. NMOS Energy Recovery Logic. In Proceedings of the IEEE Great Lakes Symposium on VLSI. Los Alamitos, CA, United States: IEEE. 1999. p. 310-313
Kim, Chulwoo ; Yoo, Seung Moon ; Kang, Sung Mo. / NMOS Energy Recovery Logic. Proceedings of the IEEE Great Lakes Symposium on VLSI. Los Alamitos, CA, United States : IEEE, 1999. pp. 310-313
@inproceedings{b6096cf5e0c3426992130c04f0288375,
title = "NMOS Energy Recovery Logic",
abstract = "In this paper, we describe NMOS Energy Recovery Logic (NERL) which exhibits high throughput with low energy consumption due to efficient energy transfer and recovery using adiabatic and bootstrapping. NERL shows full output voltage swing, insensitivity to output load capacitance, less dependency on power-clock frequency and complementary outputs for balanced capacitance load to power-clock. We have designed an 8-bit CLA and inverter chain using 0.6 μm CMOS technology and verified that NERL saves energy over ECRL by 2 to 3 times.",
author = "Chulwoo Kim and Yoo, {Seung Moon} and Kang, {Sung Mo}",
year = "1999",
month = "12",
day = "1",
language = "English",
isbn = "0769501044",
pages = "310--313",
booktitle = "Proceedings of the IEEE Great Lakes Symposium on VLSI",
publisher = "IEEE",

}

TY - GEN

T1 - NMOS Energy Recovery Logic

AU - Kim, Chulwoo

AU - Yoo, Seung Moon

AU - Kang, Sung Mo

PY - 1999/12/1

Y1 - 1999/12/1

N2 - In this paper, we describe NMOS Energy Recovery Logic (NERL) which exhibits high throughput with low energy consumption due to efficient energy transfer and recovery using adiabatic and bootstrapping. NERL shows full output voltage swing, insensitivity to output load capacitance, less dependency on power-clock frequency and complementary outputs for balanced capacitance load to power-clock. We have designed an 8-bit CLA and inverter chain using 0.6 μm CMOS technology and verified that NERL saves energy over ECRL by 2 to 3 times.

AB - In this paper, we describe NMOS Energy Recovery Logic (NERL) which exhibits high throughput with low energy consumption due to efficient energy transfer and recovery using adiabatic and bootstrapping. NERL shows full output voltage swing, insensitivity to output load capacitance, less dependency on power-clock frequency and complementary outputs for balanced capacitance load to power-clock. We have designed an 8-bit CLA and inverter chain using 0.6 μm CMOS technology and verified that NERL saves energy over ECRL by 2 to 3 times.

UR - http://www.scopus.com/inward/record.url?scp=0033361490&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0033361490&partnerID=8YFLogxK

M3 - Conference contribution

SN - 0769501044

SP - 310

EP - 313

BT - Proceedings of the IEEE Great Lakes Symposium on VLSI

PB - IEEE

CY - Los Alamitos, CA, United States

ER -