P-DRAMSim2: Exploiting thread-level parallelism in DRAMSim2

Miseon Han, Seon Wook Kim, Minseong Kim, Youngsun Han

Research output: Contribution to journalLetter

1 Citation (Scopus)

Abstract

Recently, with the increasing popularity of data-centric applications, the demand for greater data storage capacities is also growing rapidly. Due to the increased memory footprints, memory system simulators are confronted with serious limitations in exploring memory system behaviors and performances, as the simulation takes enormous time compared to execution in real systems. Furthermore, since emerging memory technologies such as PCM and STT-RAM are designed to execute additional algorithms for enhancing wear-leveling, reducing bit flips, etc., the limitations become worse. To resolve these problems, we propose P-DRAMSim2 that accelerates the most popularly used DRAMSim2, a state-of-the-art memory simulator, by exploiting thread-level parallelism. From our experiment, we obtained up to 15.4× and 15.7× of speedups when simulating DRAM and PCM systems, respectively, with 16 command threads compared to serial execution without any loss of accuracy.

Original languageEnglish
JournalIEICE Electronics Express
Volume14
Issue number15
DOIs
Publication statusPublished - 2017

Fingerprint

threads
Data storage equipment
Pulse code modulation
simulators
Simulators
leveling
commands
footprints
data storage
Dynamic random access storage
Random access storage
emerging
Computer systems
Wear of materials
simulation
Experiments

Keywords

  • DRAMSim2
  • Memory system simulator
  • Parallelization

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Condensed Matter Physics
  • Electrical and Electronic Engineering

Cite this

P-DRAMSim2 : Exploiting thread-level parallelism in DRAMSim2. / Han, Miseon; Kim, Seon Wook; Kim, Minseong; Han, Youngsun.

In: IEICE Electronics Express, Vol. 14, No. 15, 2017.

Research output: Contribution to journalLetter

Han, Miseon ; Kim, Seon Wook ; Kim, Minseong ; Han, Youngsun. / P-DRAMSim2 : Exploiting thread-level parallelism in DRAMSim2. In: IEICE Electronics Express. 2017 ; Vol. 14, No. 15.
@article{0103a785f09f4bf99fac5f39573c3cc4,
title = "P-DRAMSim2: Exploiting thread-level parallelism in DRAMSim2",
abstract = "Recently, with the increasing popularity of data-centric applications, the demand for greater data storage capacities is also growing rapidly. Due to the increased memory footprints, memory system simulators are confronted with serious limitations in exploring memory system behaviors and performances, as the simulation takes enormous time compared to execution in real systems. Furthermore, since emerging memory technologies such as PCM and STT-RAM are designed to execute additional algorithms for enhancing wear-leveling, reducing bit flips, etc., the limitations become worse. To resolve these problems, we propose P-DRAMSim2 that accelerates the most popularly used DRAMSim2, a state-of-the-art memory simulator, by exploiting thread-level parallelism. From our experiment, we obtained up to 15.4× and 15.7× of speedups when simulating DRAM and PCM systems, respectively, with 16 command threads compared to serial execution without any loss of accuracy.",
keywords = "DRAMSim2, Memory system simulator, Parallelization",
author = "Miseon Han and Kim, {Seon Wook} and Minseong Kim and Youngsun Han",
year = "2017",
doi = "10.1587/elex.14.20170591",
language = "English",
volume = "14",
journal = "IEICE Electronics Express",
issn = "1349-2543",
publisher = "The Institute of Electronics, Information and Communication Engineers (IEICE)",
number = "15",

}

TY - JOUR

T1 - P-DRAMSim2

T2 - Exploiting thread-level parallelism in DRAMSim2

AU - Han, Miseon

AU - Kim, Seon Wook

AU - Kim, Minseong

AU - Han, Youngsun

PY - 2017

Y1 - 2017

N2 - Recently, with the increasing popularity of data-centric applications, the demand for greater data storage capacities is also growing rapidly. Due to the increased memory footprints, memory system simulators are confronted with serious limitations in exploring memory system behaviors and performances, as the simulation takes enormous time compared to execution in real systems. Furthermore, since emerging memory technologies such as PCM and STT-RAM are designed to execute additional algorithms for enhancing wear-leveling, reducing bit flips, etc., the limitations become worse. To resolve these problems, we propose P-DRAMSim2 that accelerates the most popularly used DRAMSim2, a state-of-the-art memory simulator, by exploiting thread-level parallelism. From our experiment, we obtained up to 15.4× and 15.7× of speedups when simulating DRAM and PCM systems, respectively, with 16 command threads compared to serial execution without any loss of accuracy.

AB - Recently, with the increasing popularity of data-centric applications, the demand for greater data storage capacities is also growing rapidly. Due to the increased memory footprints, memory system simulators are confronted with serious limitations in exploring memory system behaviors and performances, as the simulation takes enormous time compared to execution in real systems. Furthermore, since emerging memory technologies such as PCM and STT-RAM are designed to execute additional algorithms for enhancing wear-leveling, reducing bit flips, etc., the limitations become worse. To resolve these problems, we propose P-DRAMSim2 that accelerates the most popularly used DRAMSim2, a state-of-the-art memory simulator, by exploiting thread-level parallelism. From our experiment, we obtained up to 15.4× and 15.7× of speedups when simulating DRAM and PCM systems, respectively, with 16 command threads compared to serial execution without any loss of accuracy.

KW - DRAMSim2

KW - Memory system simulator

KW - Parallelization

UR - http://www.scopus.com/inward/record.url?scp=85027167632&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85027167632&partnerID=8YFLogxK

U2 - 10.1587/elex.14.20170591

DO - 10.1587/elex.14.20170591

M3 - Letter

AN - SCOPUS:85027167632

VL - 14

JO - IEICE Electronics Express

JF - IEICE Electronics Express

SN - 1349-2543

IS - 15

ER -