P-type silicon nanowire-based nano-floating gate memory with Au nanoparticles embedded in Al2O3 gate layers

Changjoon Yoon; Kyoungah Cho; Jae Hyun Lee; Dongmok Whang; Byung Moo Moon; Sangsig Kim

doi:10.1016/j.solidstatesciences.2010.02.026

P-type silicon nanowire-based nano-floating gate memory with Au nanoparticles embedded in Al₂O₃ gate layers

Changjoon Yoon, Kyoungah Cho, Jae Hyun Lee, Dongmok Whang, Byung Moo Moon, Sangsig Kim

School of Electrical Engineering

Research output: Contribution to journal › Article › peer-review

4 Citations (Scopus)

Abstract

P-type Si nanowire (NW)-based nano-floating gate memory (NFGM) with Au nanoparticles (NPs) embedded in Al₂O₃ gate layers is characterized in this study. The electrical characteristics of a representative p-type Si NW-based NFGM exhibit a counterclockwise hysteresis loop indicating the trapping and detrapping of electrons in the Au NP nodes of the NFGM device. The threshold voltage shift of the device is 5.4 V and the device has good retention over a lapse of time of 5 × 10⁴ s. On the other hand, the p-type Si NW-based top-gate device without any Au NPs does not exhibit any significant threshold voltage shift. This observation reveals that the memory behavior of the p-type Si NW-based NFGM is due to the trapping and detrapping of charge carriers in the Au NPs.

Original language	English
Pages (from-to)	745-749
Number of pages	5
Journal	Solid State Sciences
Volume	12
Issue number	5
DOIs	https://doi.org/10.1016/j.solidstatesciences.2010.02.026
Publication status	Published - 2010 May

Keywords

Memory
Nanoparticle
Nanowire
Silicon

ASJC Scopus subject areas

Chemistry(all)
Materials Science(all)
Condensed Matter Physics

Access to Document

10.1016/j.solidstatesciences.2010.02.026

Cite this

@article{e4d03923d38d40a18693a10d9ea36968,

title = "P-type silicon nanowire-based nano-floating gate memory with Au nanoparticles embedded in Al2O3 gate layers",

abstract = "P-type Si nanowire (NW)-based nano-floating gate memory (NFGM) with Au nanoparticles (NPs) embedded in Al2O3 gate layers is characterized in this study. The electrical characteristics of a representative p-type Si NW-based NFGM exhibit a counterclockwise hysteresis loop indicating the trapping and detrapping of electrons in the Au NP nodes of the NFGM device. The threshold voltage shift of the device is 5.4 V and the device has good retention over a lapse of time of 5 × 104 s. On the other hand, the p-type Si NW-based top-gate device without any Au NPs does not exhibit any significant threshold voltage shift. This observation reveals that the memory behavior of the p-type Si NW-based NFGM is due to the trapping and detrapping of charge carriers in the Au NPs.",

keywords = "Memory, Nanoparticle, Nanowire, Silicon",

author = "Changjoon Yoon and Kyoungah Cho and Lee, {Jae Hyun} and Dongmok Whang and Moon, {Byung Moo} and Sangsig Kim",

note = "Funding Information: This work was supported by the Center for Integrated-Nano-Systems (CINS) of the Korea Research Foundation (KRF-2006-005-J03601), the National R&D Project for Nano Science and Technology (10022916-2006-22), the “SystemIC2010” project of Korea Ministry of Commerce, Industry and Energy, the Korea Science and Engineering Foundation (KOSEF) through the National Research Lab. Program (R0A-2005-000-10045-02 (2008)), the Medium-term Strategic Technology Development Program of the Ministry of Commerce, Industry and Energy, the Nano R&D Program (M10703000980-07M0300-98010) and World Class University (WCU, R32-2008-000-10082-0) Project of the Ministry of Education, Science and Technology (Korea Science and Engineering Foundation).",

year = "2010",

month = may,

doi = "10.1016/j.solidstatesciences.2010.02.026",

language = "English",

volume = "12",

pages = "745--749",

journal = "Solid State Sciences",

issn = "1293-2558",

publisher = "Elsevier Masson SAS",

number = "5",

}

TY - JOUR

T1 - P-type silicon nanowire-based nano-floating gate memory with Au nanoparticles embedded in Al2O3 gate layers

AU - Yoon, Changjoon

AU - Cho, Kyoungah

AU - Lee, Jae Hyun

AU - Whang, Dongmok

AU - Moon, Byung Moo

AU - Kim, Sangsig

N1 - Funding Information: This work was supported by the Center for Integrated-Nano-Systems (CINS) of the Korea Research Foundation (KRF-2006-005-J03601), the National R&D Project for Nano Science and Technology (10022916-2006-22), the “SystemIC2010” project of Korea Ministry of Commerce, Industry and Energy, the Korea Science and Engineering Foundation (KOSEF) through the National Research Lab. Program (R0A-2005-000-10045-02 (2008)), the Medium-term Strategic Technology Development Program of the Ministry of Commerce, Industry and Energy, the Nano R&D Program (M10703000980-07M0300-98010) and World Class University (WCU, R32-2008-000-10082-0) Project of the Ministry of Education, Science and Technology (Korea Science and Engineering Foundation).

PY - 2010/5

Y1 - 2010/5

N2 - P-type Si nanowire (NW)-based nano-floating gate memory (NFGM) with Au nanoparticles (NPs) embedded in Al2O3 gate layers is characterized in this study. The electrical characteristics of a representative p-type Si NW-based NFGM exhibit a counterclockwise hysteresis loop indicating the trapping and detrapping of electrons in the Au NP nodes of the NFGM device. The threshold voltage shift of the device is 5.4 V and the device has good retention over a lapse of time of 5 × 104 s. On the other hand, the p-type Si NW-based top-gate device without any Au NPs does not exhibit any significant threshold voltage shift. This observation reveals that the memory behavior of the p-type Si NW-based NFGM is due to the trapping and detrapping of charge carriers in the Au NPs.

AB - P-type Si nanowire (NW)-based nano-floating gate memory (NFGM) with Au nanoparticles (NPs) embedded in Al2O3 gate layers is characterized in this study. The electrical characteristics of a representative p-type Si NW-based NFGM exhibit a counterclockwise hysteresis loop indicating the trapping and detrapping of electrons in the Au NP nodes of the NFGM device. The threshold voltage shift of the device is 5.4 V and the device has good retention over a lapse of time of 5 × 104 s. On the other hand, the p-type Si NW-based top-gate device without any Au NPs does not exhibit any significant threshold voltage shift. This observation reveals that the memory behavior of the p-type Si NW-based NFGM is due to the trapping and detrapping of charge carriers in the Au NPs.

KW - Memory

KW - Nanoparticle

KW - Nanowire

KW - Silicon

UR - http://www.scopus.com/inward/record.url?scp=77951137632&partnerID=8YFLogxK

U2 - 10.1016/j.solidstatesciences.2010.02.026

DO - 10.1016/j.solidstatesciences.2010.02.026

M3 - Article

AN - SCOPUS:77951137632

VL - 12

SP - 745

EP - 749

JO - Solid State Sciences

JF - Solid State Sciences

SN - 1293-2558

IS - 5

ER -