Parallel hardware implementation of handwritten character recognition system on wavefront array processor architecture

Young Joon Kim; Seong Whan Lee; Myung Won Kim

doi:10.1109/ICDAR.1995.602003

Parallel hardware implementation of handwritten character recognition system on wavefront array processor architecture

Young Joon Kim, Seong Whan Lee, Myung Won Kim

Department of Artificial Intelligence

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

1 Citation (Scopus)

Abstract

In this paper, we describe a parallel hardware implementation of handwritten character recognition system with neural network classifier on wavefront array processor (WAP) architecture. The WAP architecture needs no global clock for controlling the entire processors and each processing element can even be clocked differently. Thus, the clock skew becomes no longer problem and it is possible to construct massively parallel networks which are required for handwritten character recognition. We also present experimental results for the recognition of unconstrained handwritten numerals with the WAP architecture. The results were very impressive in view of real world application.

Original language	English
Title of host publication	Proceedings of the 3rd International Conference on Document Analysis and Recognition, ICDAR 1995
Publisher	IEEE Computer Society
Pages	715-718
Number of pages	4
ISBN (Electronic)	0818671289
DOIs	https://doi.org/10.1109/ICDAR.1995.602003
Publication status	Published - 1995
Event	3rd International Conference on Document Analysis and Recognition, ICDAR 1995 - Montreal, Canada Duration: 1995 Aug 14 → 1995 Aug 16

Publication series

Name	Proceedings of the International Conference on Document Analysis and Recognition, ICDAR
Volume	2
ISSN (Print)	1520-5363

Conference

Conference	3rd International Conference on Document Analysis and Recognition, ICDAR 1995
Country/Territory	Canada
City	Montreal
Period	95/8/14 → 95/8/16

ASJC Scopus subject areas

Computer Vision and Pattern Recognition

Access to Document

10.1109/ICDAR.1995.602003

Cite this

Kim, Y. J., Lee, S. W., & Kim, M. W. (1995). Parallel hardware implementation of handwritten character recognition system on wavefront array processor architecture. In Proceedings of the 3rd International Conference on Document Analysis and Recognition, ICDAR 1995 (pp. 715-718). [602003] (Proceedings of the International Conference on Document Analysis and Recognition, ICDAR; Vol. 2). IEEE Computer Society. https://doi.org/10.1109/ICDAR.1995.602003

Parallel hardware implementation of handwritten character recognition system on wavefront array processor architecture. / Kim, Young Joon; Lee, Seong Whan; Kim, Myung Won.

Proceedings of the 3rd International Conference on Document Analysis and Recognition, ICDAR 1995. IEEE Computer Society, 1995. p. 715-718 602003 (Proceedings of the International Conference on Document Analysis and Recognition, ICDAR; Vol. 2).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Kim, YJ, Lee, SW & Kim, MW 1995, Parallel hardware implementation of handwritten character recognition system on wavefront array processor architecture. in Proceedings of the 3rd International Conference on Document Analysis and Recognition, ICDAR 1995., 602003, Proceedings of the International Conference on Document Analysis and Recognition, ICDAR, vol. 2, IEEE Computer Society, pp. 715-718, 3rd International Conference on Document Analysis and Recognition, ICDAR 1995, Montreal, Canada, 95/8/14. https://doi.org/10.1109/ICDAR.1995.602003

Kim YJ, Lee SW, Kim MW. Parallel hardware implementation of handwritten character recognition system on wavefront array processor architecture. In Proceedings of the 3rd International Conference on Document Analysis and Recognition, ICDAR 1995. IEEE Computer Society. 1995. p. 715-718. 602003. (Proceedings of the International Conference on Document Analysis and Recognition, ICDAR). doi: 10.1109/ICDAR.1995.602003

Kim, Young Joon ; Lee, Seong Whan ; Kim, Myung Won. / Parallel hardware implementation of handwritten character recognition system on wavefront array processor architecture. Proceedings of the 3rd International Conference on Document Analysis and Recognition, ICDAR 1995. IEEE Computer Society, 1995. pp. 715-718 (Proceedings of the International Conference on Document Analysis and Recognition, ICDAR).

@inproceedings{0676435cfac94d70830a9991f3603db1,

title = "Parallel hardware implementation of handwritten character recognition system on wavefront array processor architecture",

abstract = "In this paper, we describe a parallel hardware implementation of handwritten character recognition system with neural network classifier on wavefront array processor (WAP) architecture. The WAP architecture needs no global clock for controlling the entire processors and each processing element can even be clocked differently. Thus, the clock skew becomes no longer problem and it is possible to construct massively parallel networks which are required for handwritten character recognition. We also present experimental results for the recognition of unconstrained handwritten numerals with the WAP architecture. The results were very impressive in view of real world application.",

author = "Kim, {Young Joon} and Lee, {Seong Whan} and Kim, {Myung Won}",

note = "Funding Information: This work was supported by the Electronics and Telecommunications Research Institute. Publisher Copyright: {\textcopyright} 1995 IEEE.; 3rd International Conference on Document Analysis and Recognition, ICDAR 1995 ; Conference date: 14-08-1995 Through 16-08-1995",

year = "1995",

doi = "10.1109/ICDAR.1995.602003",

language = "English",

series = "Proceedings of the International Conference on Document Analysis and Recognition, ICDAR",

publisher = "IEEE Computer Society",

pages = "715--718",

booktitle = "Proceedings of the 3rd International Conference on Document Analysis and Recognition, ICDAR 1995",

}

TY - GEN

T1 - Parallel hardware implementation of handwritten character recognition system on wavefront array processor architecture

AU - Kim, Young Joon

AU - Lee, Seong Whan

AU - Kim, Myung Won

PY - 1995

Y1 - 1995

N2 - In this paper, we describe a parallel hardware implementation of handwritten character recognition system with neural network classifier on wavefront array processor (WAP) architecture. The WAP architecture needs no global clock for controlling the entire processors and each processing element can even be clocked differently. Thus, the clock skew becomes no longer problem and it is possible to construct massively parallel networks which are required for handwritten character recognition. We also present experimental results for the recognition of unconstrained handwritten numerals with the WAP architecture. The results were very impressive in view of real world application.

AB - In this paper, we describe a parallel hardware implementation of handwritten character recognition system with neural network classifier on wavefront array processor (WAP) architecture. The WAP architecture needs no global clock for controlling the entire processors and each processing element can even be clocked differently. Thus, the clock skew becomes no longer problem and it is possible to construct massively parallel networks which are required for handwritten character recognition. We also present experimental results for the recognition of unconstrained handwritten numerals with the WAP architecture. The results were very impressive in view of real world application.

UR - http://www.scopus.com/inward/record.url?scp=33747462795&partnerID=8YFLogxK

U2 - 10.1109/ICDAR.1995.602003

DO - 10.1109/ICDAR.1995.602003

M3 - Conference contribution

AN - SCOPUS:33747462795

T3 - Proceedings of the International Conference on Document Analysis and Recognition, ICDAR

SP - 715

EP - 718

BT - Proceedings of the 3rd International Conference on Document Analysis and Recognition, ICDAR 1995

PB - IEEE Computer Society

T2 - 3rd International Conference on Document Analysis and Recognition, ICDAR 1995

Y2 - 14 August 1995 through 16 August 1995

ER -

Parallel hardware implementation of handwritten character recognition system on wavefront array processor architecture

Abstract

Publication series

Conference

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this