Performance analysis of signal vias using virtual islands with shorting vias in multilayer PCBs

Seungki Nam, Yonggyoo Kim, Yonghoon Kim, Hodeok Jang, Sub Hur, Bongyong Song, Jae Hoon Lee, Jichai Jeong

Research output: Contribution to journalArticle

14 Citations (Scopus)

Abstract

The mitigation method of parallel-plate waveguide (PPW) noises excited from signal vias due to the mode conversion of desired propagation modes into parasitic PPW modes in multilayer printed circuit boards (PCBs) has been proposed. The mitigation of PPW noises has been achieved using virtual islands with shorting vias. The shorting vias are used to provide the return current path with low impedances and the virtual islands are used to block the propagation of the PPW noises through PCBs. The transmission and coupling responses of signal vias applied to the virtual islands with shorting vias are calculated using the finite-difference time-domain method to show effectiveness of the proposed mitigation method of PPW noises. The PPW noises propagating through PPWs are dramatically suppressed and the electrical performances of signal vias in multilayer PCBs are improved using the proposed method. The effectiveness of the proposed mitigation method of PPW noises is also verified by measurements of S-parameters of signal vias in simple test boards applied to the virtual islands with shorting vias. The effects of geometrical parameters of the virtual islands on performances of signal vias are also investigated. The performances of signal vias applied to the virtual islands with shorting vias can be improved up to higher frequency by reducing the size of virtual islands. The effect of the gapwidth of slots can be neglected. The effective number of shorting vias of the proposed mitigation method is four. Since several signal vias can be located at a virtual island, the needed number of shorting vias to obtain good transmission and coupling responses using the proposed mitigation method is less than half of that to obtain similar performance using only shorting vias.

Original languageEnglish
Pages (from-to)1315-1323
Number of pages9
JournalIEEE Transactions on Microwave Theory and Techniques
Volume54
Issue number4
DOIs
Publication statusPublished - 2006 Apr 1

Fingerprint

printed circuits
circuit boards
Printed circuit boards
parallel plates
Multilayers
Waveguides
waveguides
Finite difference time domain method
Scattering parameters
propagation modes
finite difference time domain method
slots
impedance
propagation

Keywords

  • Finite difference time domain (FDTD)
  • Parallel-plate waveguide (FPW) noise
  • Signal vias
  • Virtual islands

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Performance analysis of signal vias using virtual islands with shorting vias in multilayer PCBs. / Nam, Seungki; Kim, Yonggyoo; Kim, Yonghoon; Jang, Hodeok; Hur, Sub; Song, Bongyong; Lee, Jae Hoon; Jeong, Jichai.

In: IEEE Transactions on Microwave Theory and Techniques, Vol. 54, No. 4, 01.04.2006, p. 1315-1323.

Research output: Contribution to journalArticle

Nam, Seungki ; Kim, Yonggyoo ; Kim, Yonghoon ; Jang, Hodeok ; Hur, Sub ; Song, Bongyong ; Lee, Jae Hoon ; Jeong, Jichai. / Performance analysis of signal vias using virtual islands with shorting vias in multilayer PCBs. In: IEEE Transactions on Microwave Theory and Techniques. 2006 ; Vol. 54, No. 4. pp. 1315-1323.
@article{c1dd4a9c15334b44a696fc1120971a74,
title = "Performance analysis of signal vias using virtual islands with shorting vias in multilayer PCBs",
abstract = "The mitigation method of parallel-plate waveguide (PPW) noises excited from signal vias due to the mode conversion of desired propagation modes into parasitic PPW modes in multilayer printed circuit boards (PCBs) has been proposed. The mitigation of PPW noises has been achieved using virtual islands with shorting vias. The shorting vias are used to provide the return current path with low impedances and the virtual islands are used to block the propagation of the PPW noises through PCBs. The transmission and coupling responses of signal vias applied to the virtual islands with shorting vias are calculated using the finite-difference time-domain method to show effectiveness of the proposed mitigation method of PPW noises. The PPW noises propagating through PPWs are dramatically suppressed and the electrical performances of signal vias in multilayer PCBs are improved using the proposed method. The effectiveness of the proposed mitigation method of PPW noises is also verified by measurements of S-parameters of signal vias in simple test boards applied to the virtual islands with shorting vias. The effects of geometrical parameters of the virtual islands on performances of signal vias are also investigated. The performances of signal vias applied to the virtual islands with shorting vias can be improved up to higher frequency by reducing the size of virtual islands. The effect of the gapwidth of slots can be neglected. The effective number of shorting vias of the proposed mitigation method is four. Since several signal vias can be located at a virtual island, the needed number of shorting vias to obtain good transmission and coupling responses using the proposed mitigation method is less than half of that to obtain similar performance using only shorting vias.",
keywords = "Finite difference time domain (FDTD), Parallel-plate waveguide (FPW) noise, Signal vias, Virtual islands",
author = "Seungki Nam and Yonggyoo Kim and Yonghoon Kim and Hodeok Jang and Sub Hur and Bongyong Song and Lee, {Jae Hoon} and Jichai Jeong",
year = "2006",
month = "4",
day = "1",
doi = "10.1109/TMTT.2006.871227",
language = "English",
volume = "54",
pages = "1315--1323",
journal = "IEEE Transactions on Microwave Theory and Techniques",
issn = "0018-9480",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "4",

}

TY - JOUR

T1 - Performance analysis of signal vias using virtual islands with shorting vias in multilayer PCBs

AU - Nam, Seungki

AU - Kim, Yonggyoo

AU - Kim, Yonghoon

AU - Jang, Hodeok

AU - Hur, Sub

AU - Song, Bongyong

AU - Lee, Jae Hoon

AU - Jeong, Jichai

PY - 2006/4/1

Y1 - 2006/4/1

N2 - The mitigation method of parallel-plate waveguide (PPW) noises excited from signal vias due to the mode conversion of desired propagation modes into parasitic PPW modes in multilayer printed circuit boards (PCBs) has been proposed. The mitigation of PPW noises has been achieved using virtual islands with shorting vias. The shorting vias are used to provide the return current path with low impedances and the virtual islands are used to block the propagation of the PPW noises through PCBs. The transmission and coupling responses of signal vias applied to the virtual islands with shorting vias are calculated using the finite-difference time-domain method to show effectiveness of the proposed mitigation method of PPW noises. The PPW noises propagating through PPWs are dramatically suppressed and the electrical performances of signal vias in multilayer PCBs are improved using the proposed method. The effectiveness of the proposed mitigation method of PPW noises is also verified by measurements of S-parameters of signal vias in simple test boards applied to the virtual islands with shorting vias. The effects of geometrical parameters of the virtual islands on performances of signal vias are also investigated. The performances of signal vias applied to the virtual islands with shorting vias can be improved up to higher frequency by reducing the size of virtual islands. The effect of the gapwidth of slots can be neglected. The effective number of shorting vias of the proposed mitigation method is four. Since several signal vias can be located at a virtual island, the needed number of shorting vias to obtain good transmission and coupling responses using the proposed mitigation method is less than half of that to obtain similar performance using only shorting vias.

AB - The mitigation method of parallel-plate waveguide (PPW) noises excited from signal vias due to the mode conversion of desired propagation modes into parasitic PPW modes in multilayer printed circuit boards (PCBs) has been proposed. The mitigation of PPW noises has been achieved using virtual islands with shorting vias. The shorting vias are used to provide the return current path with low impedances and the virtual islands are used to block the propagation of the PPW noises through PCBs. The transmission and coupling responses of signal vias applied to the virtual islands with shorting vias are calculated using the finite-difference time-domain method to show effectiveness of the proposed mitigation method of PPW noises. The PPW noises propagating through PPWs are dramatically suppressed and the electrical performances of signal vias in multilayer PCBs are improved using the proposed method. The effectiveness of the proposed mitigation method of PPW noises is also verified by measurements of S-parameters of signal vias in simple test boards applied to the virtual islands with shorting vias. The effects of geometrical parameters of the virtual islands on performances of signal vias are also investigated. The performances of signal vias applied to the virtual islands with shorting vias can be improved up to higher frequency by reducing the size of virtual islands. The effect of the gapwidth of slots can be neglected. The effective number of shorting vias of the proposed mitigation method is four. Since several signal vias can be located at a virtual island, the needed number of shorting vias to obtain good transmission and coupling responses using the proposed mitigation method is less than half of that to obtain similar performance using only shorting vias.

KW - Finite difference time domain (FDTD)

KW - Parallel-plate waveguide (FPW) noise

KW - Signal vias

KW - Virtual islands

UR - http://www.scopus.com/inward/record.url?scp=33645905451&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33645905451&partnerID=8YFLogxK

U2 - 10.1109/TMTT.2006.871227

DO - 10.1109/TMTT.2006.871227

M3 - Article

VL - 54

SP - 1315

EP - 1323

JO - IEEE Transactions on Microwave Theory and Techniques

JF - IEEE Transactions on Microwave Theory and Techniques

SN - 0018-9480

IS - 4

ER -