Performance evaluation of a NAT subsystem on programmable network processors

Woojin Park, Sinam Woo, Seon Wook Kim, Sun-Shin An

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

It is a challenge to prototype network applications such as NAT that needs compute-intensive packet header processing while keeping the line speed on programmable network processors. In this paper, we design, implement, and evaluate a NAT subsystem capable of run-time adaptation on an experimental board containing a pair of Intel IXP2400 network processors, which operates in switch-over mode (NAT or NAPT) based on the fullness of the available global addresses or user configuration. We evaluate and validate our system through simulations and hardware experiments. It is found that the bottleneck of the system is due to the DRAM access latency. Also, we demonstrate that our NAT subsystem can support more than five hundreds of thousands of concurrent TCP/UDP sessions and sustain the full line rate on two Gigabit Ethernet links. Our experimental results and architecture can contribute to the other designs and implementations of network services over programmable network processors since they have similar architectures, functionalities and components 1.

Original languageEnglish
Title of host publicationProceedings of the International Symposium on Consumer Electronics, ISCE
Pages282-287
Number of pages6
Publication statusPublished - 2006 Dec 1
Event2006 IEEE 10th International Symposium on Consumer Electronics, ISCE 2006 - St.Petersburg, Russian Federation
Duration: 2006 Jun 282006 Jul 1

Other

Other2006 IEEE 10th International Symposium on Consumer Electronics, ISCE 2006
CountryRussian Federation
CitySt.Petersburg
Period06/6/2806/7/1

Fingerprint

Dynamic random access storage
Ethernet
Switches
Hardware
Processing
Experiments

Keywords

  • IXP2400
  • Network address and port translation
  • Network address translation
  • Network processor

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Park, W., Woo, S., Kim, S. W., & An, S-S. (2006). Performance evaluation of a NAT subsystem on programmable network processors. In Proceedings of the International Symposium on Consumer Electronics, ISCE (pp. 282-287). [1689514]

Performance evaluation of a NAT subsystem on programmable network processors. / Park, Woojin; Woo, Sinam; Kim, Seon Wook; An, Sun-Shin.

Proceedings of the International Symposium on Consumer Electronics, ISCE. 2006. p. 282-287 1689514.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Park, W, Woo, S, Kim, SW & An, S-S 2006, Performance evaluation of a NAT subsystem on programmable network processors. in Proceedings of the International Symposium on Consumer Electronics, ISCE., 1689514, pp. 282-287, 2006 IEEE 10th International Symposium on Consumer Electronics, ISCE 2006, St.Petersburg, Russian Federation, 06/6/28.
Park W, Woo S, Kim SW, An S-S. Performance evaluation of a NAT subsystem on programmable network processors. In Proceedings of the International Symposium on Consumer Electronics, ISCE. 2006. p. 282-287. 1689514
Park, Woojin ; Woo, Sinam ; Kim, Seon Wook ; An, Sun-Shin. / Performance evaluation of a NAT subsystem on programmable network processors. Proceedings of the International Symposium on Consumer Electronics, ISCE. 2006. pp. 282-287
@inproceedings{5f6aacc0dce84c7ab598db9c99fc5849,
title = "Performance evaluation of a NAT subsystem on programmable network processors",
abstract = "It is a challenge to prototype network applications such as NAT that needs compute-intensive packet header processing while keeping the line speed on programmable network processors. In this paper, we design, implement, and evaluate a NAT subsystem capable of run-time adaptation on an experimental board containing a pair of Intel IXP2400 network processors, which operates in switch-over mode (NAT or NAPT) based on the fullness of the available global addresses or user configuration. We evaluate and validate our system through simulations and hardware experiments. It is found that the bottleneck of the system is due to the DRAM access latency. Also, we demonstrate that our NAT subsystem can support more than five hundreds of thousands of concurrent TCP/UDP sessions and sustain the full line rate on two Gigabit Ethernet links. Our experimental results and architecture can contribute to the other designs and implementations of network services over programmable network processors since they have similar architectures, functionalities and components 1.",
keywords = "IXP2400, Network address and port translation, Network address translation, Network processor",
author = "Woojin Park and Sinam Woo and Kim, {Seon Wook} and Sun-Shin An",
year = "2006",
month = "12",
day = "1",
language = "English",
isbn = "1424402166",
pages = "282--287",
booktitle = "Proceedings of the International Symposium on Consumer Electronics, ISCE",

}

TY - GEN

T1 - Performance evaluation of a NAT subsystem on programmable network processors

AU - Park, Woojin

AU - Woo, Sinam

AU - Kim, Seon Wook

AU - An, Sun-Shin

PY - 2006/12/1

Y1 - 2006/12/1

N2 - It is a challenge to prototype network applications such as NAT that needs compute-intensive packet header processing while keeping the line speed on programmable network processors. In this paper, we design, implement, and evaluate a NAT subsystem capable of run-time adaptation on an experimental board containing a pair of Intel IXP2400 network processors, which operates in switch-over mode (NAT or NAPT) based on the fullness of the available global addresses or user configuration. We evaluate and validate our system through simulations and hardware experiments. It is found that the bottleneck of the system is due to the DRAM access latency. Also, we demonstrate that our NAT subsystem can support more than five hundreds of thousands of concurrent TCP/UDP sessions and sustain the full line rate on two Gigabit Ethernet links. Our experimental results and architecture can contribute to the other designs and implementations of network services over programmable network processors since they have similar architectures, functionalities and components 1.

AB - It is a challenge to prototype network applications such as NAT that needs compute-intensive packet header processing while keeping the line speed on programmable network processors. In this paper, we design, implement, and evaluate a NAT subsystem capable of run-time adaptation on an experimental board containing a pair of Intel IXP2400 network processors, which operates in switch-over mode (NAT or NAPT) based on the fullness of the available global addresses or user configuration. We evaluate and validate our system through simulations and hardware experiments. It is found that the bottleneck of the system is due to the DRAM access latency. Also, we demonstrate that our NAT subsystem can support more than five hundreds of thousands of concurrent TCP/UDP sessions and sustain the full line rate on two Gigabit Ethernet links. Our experimental results and architecture can contribute to the other designs and implementations of network services over programmable network processors since they have similar architectures, functionalities and components 1.

KW - IXP2400

KW - Network address and port translation

KW - Network address translation

KW - Network processor

UR - http://www.scopus.com/inward/record.url?scp=34547240875&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=34547240875&partnerID=8YFLogxK

M3 - Conference contribution

SN - 1424402166

SN - 9781424402168

SP - 282

EP - 287

BT - Proceedings of the International Symposium on Consumer Electronics, ISCE

ER -