Phase-locked loops using digital calibration technique with counter

Chan Hui Jeong, Ammar Abdullah, Kwan Joo Lee, Hoon Ki Kim, Soo-Won Kim

Research output: Contribution to journalArticle

Abstract

A digital technique is adopted to calibrate the current mismatch of the charge pump (CP) in phase-locked loops. A 2 GHz charge pump PLL (CPPLL) is used to justify the proposed calibration technique. The proposed digital calibration technique is implemented simply using a counter. The proposed calibration technique reduces the calibration time by up to a maximum of 50% compared other with techniques. Also by using a dual-mode CP, good current matching characteristics can be achieved to compensate 0.5μA current mismatch in CP. It was designed in a standard 0.13μm CMOS technology. The maximum calibration time is 33.6μs and the average power is 18.38mW with 1.5V power supply and effective area is 0.1804mm2.

Original languageEnglish
Pages (from-to)320-324
Number of pages5
JournalTransactions of the Korean Institute of Electrical Engineers
Volume60
Issue number2
Publication statusPublished - 2011 Feb 1

Fingerprint

Phase locked loops
Calibration
Pumps

Keywords

  • Charge pump phase-locked loop(CPPLL)
  • Charge pump(CP) mismatch
  • Digital calibration

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Phase-locked loops using digital calibration technique with counter. / Jeong, Chan Hui; Abdullah, Ammar; Lee, Kwan Joo; Kim, Hoon Ki; Kim, Soo-Won.

In: Transactions of the Korean Institute of Electrical Engineers, Vol. 60, No. 2, 01.02.2011, p. 320-324.

Research output: Contribution to journalArticle

Jeong, Chan Hui ; Abdullah, Ammar ; Lee, Kwan Joo ; Kim, Hoon Ki ; Kim, Soo-Won. / Phase-locked loops using digital calibration technique with counter. In: Transactions of the Korean Institute of Electrical Engineers. 2011 ; Vol. 60, No. 2. pp. 320-324.
@article{2d2cb135a8894b7a9cb0af45b31cb787,
title = "Phase-locked loops using digital calibration technique with counter",
abstract = "A digital technique is adopted to calibrate the current mismatch of the charge pump (CP) in phase-locked loops. A 2 GHz charge pump PLL (CPPLL) is used to justify the proposed calibration technique. The proposed digital calibration technique is implemented simply using a counter. The proposed calibration technique reduces the calibration time by up to a maximum of 50{\%} compared other with techniques. Also by using a dual-mode CP, good current matching characteristics can be achieved to compensate 0.5μA current mismatch in CP. It was designed in a standard 0.13μm CMOS technology. The maximum calibration time is 33.6μs and the average power is 18.38mW with 1.5V power supply and effective area is 0.1804mm2.",
keywords = "Charge pump phase-locked loop(CPPLL), Charge pump(CP) mismatch, Digital calibration",
author = "Jeong, {Chan Hui} and Ammar Abdullah and Lee, {Kwan Joo} and Kim, {Hoon Ki} and Soo-Won Kim",
year = "2011",
month = "2",
day = "1",
language = "English",
volume = "60",
pages = "320--324",
journal = "Transactions of the Korean Institute of Electrical Engineers",
issn = "1975-8359",
publisher = "Korean Institute of Electrical Engineers",
number = "2",

}

TY - JOUR

T1 - Phase-locked loops using digital calibration technique with counter

AU - Jeong, Chan Hui

AU - Abdullah, Ammar

AU - Lee, Kwan Joo

AU - Kim, Hoon Ki

AU - Kim, Soo-Won

PY - 2011/2/1

Y1 - 2011/2/1

N2 - A digital technique is adopted to calibrate the current mismatch of the charge pump (CP) in phase-locked loops. A 2 GHz charge pump PLL (CPPLL) is used to justify the proposed calibration technique. The proposed digital calibration technique is implemented simply using a counter. The proposed calibration technique reduces the calibration time by up to a maximum of 50% compared other with techniques. Also by using a dual-mode CP, good current matching characteristics can be achieved to compensate 0.5μA current mismatch in CP. It was designed in a standard 0.13μm CMOS technology. The maximum calibration time is 33.6μs and the average power is 18.38mW with 1.5V power supply and effective area is 0.1804mm2.

AB - A digital technique is adopted to calibrate the current mismatch of the charge pump (CP) in phase-locked loops. A 2 GHz charge pump PLL (CPPLL) is used to justify the proposed calibration technique. The proposed digital calibration technique is implemented simply using a counter. The proposed calibration technique reduces the calibration time by up to a maximum of 50% compared other with techniques. Also by using a dual-mode CP, good current matching characteristics can be achieved to compensate 0.5μA current mismatch in CP. It was designed in a standard 0.13μm CMOS technology. The maximum calibration time is 33.6μs and the average power is 18.38mW with 1.5V power supply and effective area is 0.1804mm2.

KW - Charge pump phase-locked loop(CPPLL)

KW - Charge pump(CP) mismatch

KW - Digital calibration

UR - http://www.scopus.com/inward/record.url?scp=79952063600&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79952063600&partnerID=8YFLogxK

M3 - Article

AN - SCOPUS:79952063600

VL - 60

SP - 320

EP - 324

JO - Transactions of the Korean Institute of Electrical Engineers

JF - Transactions of the Korean Institute of Electrical Engineers

SN - 1975-8359

IS - 2

ER -