Pipelined CPU design with FPGA in teaching computer architecture

Jong Hyuk Lee, Seung Eun Lee, Heonchang Yu, Taeweon Suh

Research output: Contribution to journalArticle

23 Citations (Scopus)

Abstract

This paper presents a pipelined CPU design project with a field programmable gate array (FPGA) system in a computer architecture course. The class project is a five-stage pipelined 32-bit MIPS design with experiments on the Altera DE2 board. For proper scheduling, milestones were set every one or two weeks to help students complete the project on time. The goal of the project is to educate students effectively via hands-on learning, rather than having them achieve a complete and flawless CPU design. This study reveals that 21 MIPS instructions are enough to achieve the purpose. With the addition in 2010 of the properly enforced scheduling and the FPGA system, many more students successfully completed the class project than was the case in 2009. A student survey and the independent samples t-test reveal the effectiveness of the methodology with the FPGA system. This work differs from previous work in that the devised project requires the implementation of a real CPU instead of utilizing simulators or just experimenting with ready-made complete CPU models.

Original languageEnglish
Article number6093707
Pages (from-to)341-348
Number of pages8
JournalIEEE Transactions on Education
Volume55
Issue number3
DOIs
Publication statusPublished - 2012 Jan 1

Fingerprint

Computer architecture
Program processors
Field programmable gate arrays (FPGA)
Teaching
Students
Scheduling
scheduling
student
Simulators
instruction
Experiments
experiment
methodology
learning

Keywords

  • Computer architecture
  • education
  • field programmable gate array (FPGA)
  • hands-on learning
  • incremental learning
  • pipeline
  • problem-based learning (PBL)

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Education

Cite this

Pipelined CPU design with FPGA in teaching computer architecture. / Lee, Jong Hyuk; Lee, Seung Eun; Yu, Heonchang; Suh, Taeweon.

In: IEEE Transactions on Education, Vol. 55, No. 3, 6093707, 01.01.2012, p. 341-348.

Research output: Contribution to journalArticle

@article{adae34e533a24e3eb3225f70b10a83c8,
title = "Pipelined CPU design with FPGA in teaching computer architecture",
abstract = "This paper presents a pipelined CPU design project with a field programmable gate array (FPGA) system in a computer architecture course. The class project is a five-stage pipelined 32-bit MIPS design with experiments on the Altera DE2 board. For proper scheduling, milestones were set every one or two weeks to help students complete the project on time. The goal of the project is to educate students effectively via hands-on learning, rather than having them achieve a complete and flawless CPU design. This study reveals that 21 MIPS instructions are enough to achieve the purpose. With the addition in 2010 of the properly enforced scheduling and the FPGA system, many more students successfully completed the class project than was the case in 2009. A student survey and the independent samples t-test reveal the effectiveness of the methodology with the FPGA system. This work differs from previous work in that the devised project requires the implementation of a real CPU instead of utilizing simulators or just experimenting with ready-made complete CPU models.",
keywords = "Computer architecture, education, field programmable gate array (FPGA), hands-on learning, incremental learning, pipeline, problem-based learning (PBL)",
author = "Lee, {Jong Hyuk} and Lee, {Seung Eun} and Heonchang Yu and Taeweon Suh",
year = "2012",
month = "1",
day = "1",
doi = "10.1109/TE.2011.2175227",
language = "English",
volume = "55",
pages = "341--348",
journal = "IEEE Transactions on Education",
issn = "0018-9359",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "3",

}

TY - JOUR

T1 - Pipelined CPU design with FPGA in teaching computer architecture

AU - Lee, Jong Hyuk

AU - Lee, Seung Eun

AU - Yu, Heonchang

AU - Suh, Taeweon

PY - 2012/1/1

Y1 - 2012/1/1

N2 - This paper presents a pipelined CPU design project with a field programmable gate array (FPGA) system in a computer architecture course. The class project is a five-stage pipelined 32-bit MIPS design with experiments on the Altera DE2 board. For proper scheduling, milestones were set every one or two weeks to help students complete the project on time. The goal of the project is to educate students effectively via hands-on learning, rather than having them achieve a complete and flawless CPU design. This study reveals that 21 MIPS instructions are enough to achieve the purpose. With the addition in 2010 of the properly enforced scheduling and the FPGA system, many more students successfully completed the class project than was the case in 2009. A student survey and the independent samples t-test reveal the effectiveness of the methodology with the FPGA system. This work differs from previous work in that the devised project requires the implementation of a real CPU instead of utilizing simulators or just experimenting with ready-made complete CPU models.

AB - This paper presents a pipelined CPU design project with a field programmable gate array (FPGA) system in a computer architecture course. The class project is a five-stage pipelined 32-bit MIPS design with experiments on the Altera DE2 board. For proper scheduling, milestones were set every one or two weeks to help students complete the project on time. The goal of the project is to educate students effectively via hands-on learning, rather than having them achieve a complete and flawless CPU design. This study reveals that 21 MIPS instructions are enough to achieve the purpose. With the addition in 2010 of the properly enforced scheduling and the FPGA system, many more students successfully completed the class project than was the case in 2009. A student survey and the independent samples t-test reveal the effectiveness of the methodology with the FPGA system. This work differs from previous work in that the devised project requires the implementation of a real CPU instead of utilizing simulators or just experimenting with ready-made complete CPU models.

KW - Computer architecture

KW - education

KW - field programmable gate array (FPGA)

KW - hands-on learning

KW - incremental learning

KW - pipeline

KW - problem-based learning (PBL)

UR - http://www.scopus.com/inward/record.url?scp=84864681684&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84864681684&partnerID=8YFLogxK

U2 - 10.1109/TE.2011.2175227

DO - 10.1109/TE.2011.2175227

M3 - Article

AN - SCOPUS:84864681684

VL - 55

SP - 341

EP - 348

JO - IEEE Transactions on Education

JF - IEEE Transactions on Education

SN - 0018-9359

IS - 3

M1 - 6093707

ER -