PLL with dual PFDs for adjusting the loop bandwidth to input frequency ratio

Youngshin Woo, Young Min Jang, Man Young Sung

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

In this paper, we propose a phase-locked loop (PLL) with dual PFDs in which the advantages of both PFDs can be combined. The sequential PFD has an unlimited error detection range and the precharge PFD has one and a half times better resolution performance than the sequential PFD. Therefore, by operating the appropriate PFD connected to the well-adjusted charge pump and regulating the ratio of loop bandwidth to input frequency during the acquisition process, an unlimited error detection range, a high frequency operation, a reduced dead zone and a higher speed lock-up time can be achieved. This structure can improve the trade-off between acquisition behaviour and locked behaviour. The proposed PLL structure is designed to use 1.5 μm CMOS technology with 5 V supply voltage.

Original languageEnglish
Pages (from-to)43-55
Number of pages13
JournalInternational Journal of Electronics
Volume90
Issue number1
DOIs
Publication statusPublished - 2003 Jan 1

Fingerprint

Error detection
Phase locked loops
Bandwidth
Pumps
Electric potential

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

PLL with dual PFDs for adjusting the loop bandwidth to input frequency ratio. / Woo, Youngshin; Jang, Young Min; Sung, Man Young.

In: International Journal of Electronics, Vol. 90, No. 1, 01.01.2003, p. 43-55.

Research output: Contribution to journalArticle

@article{56ee497f65b340f1bfd5e634df13c3a8,
title = "PLL with dual PFDs for adjusting the loop bandwidth to input frequency ratio",
abstract = "In this paper, we propose a phase-locked loop (PLL) with dual PFDs in which the advantages of both PFDs can be combined. The sequential PFD has an unlimited error detection range and the precharge PFD has one and a half times better resolution performance than the sequential PFD. Therefore, by operating the appropriate PFD connected to the well-adjusted charge pump and regulating the ratio of loop bandwidth to input frequency during the acquisition process, an unlimited error detection range, a high frequency operation, a reduced dead zone and a higher speed lock-up time can be achieved. This structure can improve the trade-off between acquisition behaviour and locked behaviour. The proposed PLL structure is designed to use 1.5 μm CMOS technology with 5 V supply voltage.",
author = "Youngshin Woo and Jang, {Young Min} and Sung, {Man Young}",
year = "2003",
month = "1",
day = "1",
doi = "10.1080/002072103100138525",
language = "English",
volume = "90",
pages = "43--55",
journal = "International Journal of Electronics",
issn = "0020-7217",
publisher = "Taylor and Francis Ltd.",
number = "1",

}

TY - JOUR

T1 - PLL with dual PFDs for adjusting the loop bandwidth to input frequency ratio

AU - Woo, Youngshin

AU - Jang, Young Min

AU - Sung, Man Young

PY - 2003/1/1

Y1 - 2003/1/1

N2 - In this paper, we propose a phase-locked loop (PLL) with dual PFDs in which the advantages of both PFDs can be combined. The sequential PFD has an unlimited error detection range and the precharge PFD has one and a half times better resolution performance than the sequential PFD. Therefore, by operating the appropriate PFD connected to the well-adjusted charge pump and regulating the ratio of loop bandwidth to input frequency during the acquisition process, an unlimited error detection range, a high frequency operation, a reduced dead zone and a higher speed lock-up time can be achieved. This structure can improve the trade-off between acquisition behaviour and locked behaviour. The proposed PLL structure is designed to use 1.5 μm CMOS technology with 5 V supply voltage.

AB - In this paper, we propose a phase-locked loop (PLL) with dual PFDs in which the advantages of both PFDs can be combined. The sequential PFD has an unlimited error detection range and the precharge PFD has one and a half times better resolution performance than the sequential PFD. Therefore, by operating the appropriate PFD connected to the well-adjusted charge pump and regulating the ratio of loop bandwidth to input frequency during the acquisition process, an unlimited error detection range, a high frequency operation, a reduced dead zone and a higher speed lock-up time can be achieved. This structure can improve the trade-off between acquisition behaviour and locked behaviour. The proposed PLL structure is designed to use 1.5 μm CMOS technology with 5 V supply voltage.

UR - http://www.scopus.com/inward/record.url?scp=0142167585&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0142167585&partnerID=8YFLogxK

U2 - 10.1080/002072103100138525

DO - 10.1080/002072103100138525

M3 - Article

VL - 90

SP - 43

EP - 55

JO - International Journal of Electronics

JF - International Journal of Electronics

SN - 0020-7217

IS - 1

ER -