Practical silicon-surface-protection method using metal layer

Kyungsuk Yi, Minsu Park, Seung-Joo Kim

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

The reversal of a silicon chip to find out its security structure is common and possible at the present time. Thanks to reversing, it is possible to use a probing attack to obtain useful information such as personal information or a cryptographic key. For this reason, security-related blocks such as DES (Data Encryption Standard), AES (Advanced Encryption Standard), and RSA (Rivest Shamir Adleman) engines should be located in the lower layer of the chip to guard against a probing attack; in this regard, the addition of a silicon-surface-protection layer onto the chip surface is a crucial protective measure. But, for manufacturers, the implementation of an additional silicon layer is burdensome, because the addition of just one layer to a chip significantly increases the overall production cost; furthermore, the chip size is increased due to the bulk of the secure logic part and routing area of the silicon protection layer. To resolve this issue, this paper proposes a practical silicon-surface-protection method using a metal layer that increases the security level of the chip while minimizing its size and cost. The proposed method uses a shift register for the alternation and variation of the metal-layer data, and the inter-connection area is removed to minimize the size and cost of the chip in a more extensive manner than related methods.

Original languageEnglish
Pages (from-to)470-480
Number of pages11
JournalJournal of Semiconductor Technology and Science
Volume16
Issue number4
DOIs
Publication statusPublished - 2016 Aug 1

Fingerprint

Silicon
Metals
Cryptography
Costs
Shift registers
Engines

Keywords

  • Active shield
  • Metal layer
  • Passive shield
  • Secure design
  • Shield
  • Silicon-surface protection

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Cite this

Practical silicon-surface-protection method using metal layer. / Yi, Kyungsuk; Park, Minsu; Kim, Seung-Joo.

In: Journal of Semiconductor Technology and Science, Vol. 16, No. 4, 01.08.2016, p. 470-480.

Research output: Contribution to journalArticle

@article{5b121239f7a3416f818f0a58547d49ca,
title = "Practical silicon-surface-protection method using metal layer",
abstract = "The reversal of a silicon chip to find out its security structure is common and possible at the present time. Thanks to reversing, it is possible to use a probing attack to obtain useful information such as personal information or a cryptographic key. For this reason, security-related blocks such as DES (Data Encryption Standard), AES (Advanced Encryption Standard), and RSA (Rivest Shamir Adleman) engines should be located in the lower layer of the chip to guard against a probing attack; in this regard, the addition of a silicon-surface-protection layer onto the chip surface is a crucial protective measure. But, for manufacturers, the implementation of an additional silicon layer is burdensome, because the addition of just one layer to a chip significantly increases the overall production cost; furthermore, the chip size is increased due to the bulk of the secure logic part and routing area of the silicon protection layer. To resolve this issue, this paper proposes a practical silicon-surface-protection method using a metal layer that increases the security level of the chip while minimizing its size and cost. The proposed method uses a shift register for the alternation and variation of the metal-layer data, and the inter-connection area is removed to minimize the size and cost of the chip in a more extensive manner than related methods.",
keywords = "Active shield, Metal layer, Passive shield, Secure design, Shield, Silicon-surface protection",
author = "Kyungsuk Yi and Minsu Park and Seung-Joo Kim",
year = "2016",
month = "8",
day = "1",
doi = "10.5573/JSTS.2016.16.4.470",
language = "English",
volume = "16",
pages = "470--480",
journal = "Journal of Semiconductor Technology and Science",
issn = "1598-1657",
publisher = "Institute of Electronics Engineers of Korea",
number = "4",

}

TY - JOUR

T1 - Practical silicon-surface-protection method using metal layer

AU - Yi, Kyungsuk

AU - Park, Minsu

AU - Kim, Seung-Joo

PY - 2016/8/1

Y1 - 2016/8/1

N2 - The reversal of a silicon chip to find out its security structure is common and possible at the present time. Thanks to reversing, it is possible to use a probing attack to obtain useful information such as personal information or a cryptographic key. For this reason, security-related blocks such as DES (Data Encryption Standard), AES (Advanced Encryption Standard), and RSA (Rivest Shamir Adleman) engines should be located in the lower layer of the chip to guard against a probing attack; in this regard, the addition of a silicon-surface-protection layer onto the chip surface is a crucial protective measure. But, for manufacturers, the implementation of an additional silicon layer is burdensome, because the addition of just one layer to a chip significantly increases the overall production cost; furthermore, the chip size is increased due to the bulk of the secure logic part and routing area of the silicon protection layer. To resolve this issue, this paper proposes a practical silicon-surface-protection method using a metal layer that increases the security level of the chip while minimizing its size and cost. The proposed method uses a shift register for the alternation and variation of the metal-layer data, and the inter-connection area is removed to minimize the size and cost of the chip in a more extensive manner than related methods.

AB - The reversal of a silicon chip to find out its security structure is common and possible at the present time. Thanks to reversing, it is possible to use a probing attack to obtain useful information such as personal information or a cryptographic key. For this reason, security-related blocks such as DES (Data Encryption Standard), AES (Advanced Encryption Standard), and RSA (Rivest Shamir Adleman) engines should be located in the lower layer of the chip to guard against a probing attack; in this regard, the addition of a silicon-surface-protection layer onto the chip surface is a crucial protective measure. But, for manufacturers, the implementation of an additional silicon layer is burdensome, because the addition of just one layer to a chip significantly increases the overall production cost; furthermore, the chip size is increased due to the bulk of the secure logic part and routing area of the silicon protection layer. To resolve this issue, this paper proposes a practical silicon-surface-protection method using a metal layer that increases the security level of the chip while minimizing its size and cost. The proposed method uses a shift register for the alternation and variation of the metal-layer data, and the inter-connection area is removed to minimize the size and cost of the chip in a more extensive manner than related methods.

KW - Active shield

KW - Metal layer

KW - Passive shield

KW - Secure design

KW - Shield

KW - Silicon-surface protection

UR - http://www.scopus.com/inward/record.url?scp=84988681755&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84988681755&partnerID=8YFLogxK

U2 - 10.5573/JSTS.2016.16.4.470

DO - 10.5573/JSTS.2016.16.4.470

M3 - Article

AN - SCOPUS:84988681755

VL - 16

SP - 470

EP - 480

JO - Journal of Semiconductor Technology and Science

JF - Journal of Semiconductor Technology and Science

SN - 1598-1657

IS - 4

ER -