Processor-based decoupled PDP timing controller design

Yeoul Na, Seok Joong Hwang, Cheol Ho Lee, Junkyu Min, Taejin Kim, Seon Wook Kim

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

This paper presents an efficient design of a processor-based PDP timing controller that supports multiple high frequency control signal channels in multi-clock domain. We implemented a prototype system using the proposed design on FPGA attached to 42-inch and 50-inch PDP panels with HD resolution.

Original languageEnglish
Title of host publication2011 IEEE International Conference on Consumer Electronics, ICCE 2011
Pages867-868
Number of pages2
DOIs
Publication statusPublished - 2011
Event2011 IEEE International Conference on Consumer Electronics, ICCE 2011 - Las Vegas, NV, United States
Duration: 2011 Jan 92011 Jan 12

Publication series

NameDigest of Technical Papers - IEEE International Conference on Consumer Electronics
ISSN (Print)0747-668X

Other

Other2011 IEEE International Conference on Consumer Electronics, ICCE 2011
CountryUnited States
CityLas Vegas, NV
Period11/1/911/1/12

ASJC Scopus subject areas

  • Industrial and Manufacturing Engineering
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Processor-based decoupled PDP timing controller design'. Together they form a unique fingerprint.

Cite this