Program cache busy time control method for reducing peak current consumption of NAND flash memory in SSD applications

Se Chun Park, You Sung Kim, Ho Youb Cho, Sung Dae Choi, Mi Sun Yoon, Tae Yun Kim, Kun Woo Park, Jongsun Park, Soo-Won Kim

Research output: Contribution to journalArticle

Abstract

In current NAND flash design, one of the most challenging issues is reducing peak current consumption (peak ICC), as it leads to peak power drop, which can cause malfunctions in NAND flash memory. This paper presents an efficient approach for reducing the peak ICC of the cache program in NAND flash memory - namely, a program Cache Busy Time (tPCBSY) control method. The proposed tPCBSY control method is based on the interesting observation that the array program current (ICC2) is mainly decided by the bit-line bias condition. In the proposed approach, when peak ICC2 becomes larger than a threshold value, which is determined by a cache loop number, cache data cannot be loaded to the cache buffer (CB). On the other hand, when peak ICC2 is smaller than the threshold level, cache data can be loaded to the CB. As a result, the peak ICC of the cache program is reduced by 32% at the least significant bit page and by 15% at the most significant bit page. In addition, the program throughput reaches 20 MB/s in multiplane cache program operation, without restrictions caused by a drop in peak power due to cache program operations in a solid-state drive.

Original languageEnglish
Pages (from-to)876-879
Number of pages4
JournalETRI Journal
Volume36
Issue number5
DOIs
Publication statusPublished - 2014 Jan 1

Fingerprint

Silver Sulfadiazine
Flash memory
Buffers
Throughput

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Computer Science(all)
  • Electronic, Optical and Magnetic Materials

Cite this

Program cache busy time control method for reducing peak current consumption of NAND flash memory in SSD applications. / Park, Se Chun; Kim, You Sung; Cho, Ho Youb; Choi, Sung Dae; Yoon, Mi Sun; Kim, Tae Yun; Park, Kun Woo; Park, Jongsun; Kim, Soo-Won.

In: ETRI Journal, Vol. 36, No. 5, 01.01.2014, p. 876-879.

Research output: Contribution to journalArticle

Park, Se Chun ; Kim, You Sung ; Cho, Ho Youb ; Choi, Sung Dae ; Yoon, Mi Sun ; Kim, Tae Yun ; Park, Kun Woo ; Park, Jongsun ; Kim, Soo-Won. / Program cache busy time control method for reducing peak current consumption of NAND flash memory in SSD applications. In: ETRI Journal. 2014 ; Vol. 36, No. 5. pp. 876-879.
@article{50a103dc21d34f8dbf0c29e4e776e854,
title = "Program cache busy time control method for reducing peak current consumption of NAND flash memory in SSD applications",
abstract = "In current NAND flash design, one of the most challenging issues is reducing peak current consumption (peak ICC), as it leads to peak power drop, which can cause malfunctions in NAND flash memory. This paper presents an efficient approach for reducing the peak ICC of the cache program in NAND flash memory - namely, a program Cache Busy Time (tPCBSY) control method. The proposed tPCBSY control method is based on the interesting observation that the array program current (ICC2) is mainly decided by the bit-line bias condition. In the proposed approach, when peak ICC2 becomes larger than a threshold value, which is determined by a cache loop number, cache data cannot be loaded to the cache buffer (CB). On the other hand, when peak ICC2 is smaller than the threshold level, cache data can be loaded to the CB. As a result, the peak ICC of the cache program is reduced by 32{\%} at the least significant bit page and by 15{\%} at the most significant bit page. In addition, the program throughput reaches 20 MB/s in multiplane cache program operation, without restrictions caused by a drop in peak power due to cache program operations in a solid-state drive.",
keywords = "Bit line, Cache program, NAND flash memory, Peak current consumption, Solid-state drive",
author = "Park, {Se Chun} and Kim, {You Sung} and Cho, {Ho Youb} and Choi, {Sung Dae} and Yoon, {Mi Sun} and Kim, {Tae Yun} and Park, {Kun Woo} and Jongsun Park and Soo-Won Kim",
year = "2014",
month = "1",
day = "1",
doi = "10.4218/etrij.14.0213.0537",
language = "English",
volume = "36",
pages = "876--879",
journal = "ETRI Journal",
issn = "1225-6463",
publisher = "ETRI",
number = "5",

}

TY - JOUR

T1 - Program cache busy time control method for reducing peak current consumption of NAND flash memory in SSD applications

AU - Park, Se Chun

AU - Kim, You Sung

AU - Cho, Ho Youb

AU - Choi, Sung Dae

AU - Yoon, Mi Sun

AU - Kim, Tae Yun

AU - Park, Kun Woo

AU - Park, Jongsun

AU - Kim, Soo-Won

PY - 2014/1/1

Y1 - 2014/1/1

N2 - In current NAND flash design, one of the most challenging issues is reducing peak current consumption (peak ICC), as it leads to peak power drop, which can cause malfunctions in NAND flash memory. This paper presents an efficient approach for reducing the peak ICC of the cache program in NAND flash memory - namely, a program Cache Busy Time (tPCBSY) control method. The proposed tPCBSY control method is based on the interesting observation that the array program current (ICC2) is mainly decided by the bit-line bias condition. In the proposed approach, when peak ICC2 becomes larger than a threshold value, which is determined by a cache loop number, cache data cannot be loaded to the cache buffer (CB). On the other hand, when peak ICC2 is smaller than the threshold level, cache data can be loaded to the CB. As a result, the peak ICC of the cache program is reduced by 32% at the least significant bit page and by 15% at the most significant bit page. In addition, the program throughput reaches 20 MB/s in multiplane cache program operation, without restrictions caused by a drop in peak power due to cache program operations in a solid-state drive.

AB - In current NAND flash design, one of the most challenging issues is reducing peak current consumption (peak ICC), as it leads to peak power drop, which can cause malfunctions in NAND flash memory. This paper presents an efficient approach for reducing the peak ICC of the cache program in NAND flash memory - namely, a program Cache Busy Time (tPCBSY) control method. The proposed tPCBSY control method is based on the interesting observation that the array program current (ICC2) is mainly decided by the bit-line bias condition. In the proposed approach, when peak ICC2 becomes larger than a threshold value, which is determined by a cache loop number, cache data cannot be loaded to the cache buffer (CB). On the other hand, when peak ICC2 is smaller than the threshold level, cache data can be loaded to the CB. As a result, the peak ICC of the cache program is reduced by 32% at the least significant bit page and by 15% at the most significant bit page. In addition, the program throughput reaches 20 MB/s in multiplane cache program operation, without restrictions caused by a drop in peak power due to cache program operations in a solid-state drive.

KW - Bit line

KW - Cache program

KW - NAND flash memory

KW - Peak current consumption

KW - Solid-state drive

UR - http://www.scopus.com/inward/record.url?scp=84907484977&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84907484977&partnerID=8YFLogxK

U2 - 10.4218/etrij.14.0213.0537

DO - 10.4218/etrij.14.0213.0537

M3 - Article

AN - SCOPUS:84907484977

VL - 36

SP - 876

EP - 879

JO - ETRI Journal

JF - ETRI Journal

SN - 1225-6463

IS - 5

ER -