Programmable high speed multi-level simultaneous bidirectional I/O

Yong Sin Kim, Sung Mo Kang

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

This paper describes a programmable high speed multi-level simultaneous bi-directional I/O. With programmable high speed differential current switching, the static current flow becomes dependent upon the number of bits in the outgoing data, from O-bit to 2-bit. The pre-emphasis method was implemented to enhance the transmission speed. Simulation results based on 0.18fxm CMOS process show the maximum data rate can be enhanced to 4.8Gb/s/pin. Timing window and voltage window are 480ps and 43mV, respectively.

Original languageEnglish
Title of host publicationProceedings - Eighth International Symposium on Quality Electronic Design, ISQED 2007
Pages416-419
Number of pages4
DOIs
Publication statusPublished - 2007 Aug 28
Externally publishedYes
Event8th International Symposium on Quality Electronic Design, ISQED 2007 - San Jose, CA, United States
Duration: 2007 Mar 262007 Mar 28

Other

Other8th International Symposium on Quality Electronic Design, ISQED 2007
CountryUnited States
CitySan Jose, CA
Period07/3/2607/3/28

Fingerprint

Electric potential

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Safety, Risk, Reliability and Quality

Cite this

Kim, Y. S., & Kang, S. M. (2007). Programmable high speed multi-level simultaneous bidirectional I/O. In Proceedings - Eighth International Symposium on Quality Electronic Design, ISQED 2007 (pp. 416-419). [4149071] https://doi.org/10.1109/ISQED.2007.128

Programmable high speed multi-level simultaneous bidirectional I/O. / Kim, Yong Sin; Kang, Sung Mo.

Proceedings - Eighth International Symposium on Quality Electronic Design, ISQED 2007. 2007. p. 416-419 4149071.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Kim, YS & Kang, SM 2007, Programmable high speed multi-level simultaneous bidirectional I/O. in Proceedings - Eighth International Symposium on Quality Electronic Design, ISQED 2007., 4149071, pp. 416-419, 8th International Symposium on Quality Electronic Design, ISQED 2007, San Jose, CA, United States, 07/3/26. https://doi.org/10.1109/ISQED.2007.128
Kim YS, Kang SM. Programmable high speed multi-level simultaneous bidirectional I/O. In Proceedings - Eighth International Symposium on Quality Electronic Design, ISQED 2007. 2007. p. 416-419. 4149071 https://doi.org/10.1109/ISQED.2007.128
Kim, Yong Sin ; Kang, Sung Mo. / Programmable high speed multi-level simultaneous bidirectional I/O. Proceedings - Eighth International Symposium on Quality Electronic Design, ISQED 2007. 2007. pp. 416-419
@inproceedings{f48abb3a1fdb460eaa43461b1b481cf1,
title = "Programmable high speed multi-level simultaneous bidirectional I/O",
abstract = "This paper describes a programmable high speed multi-level simultaneous bi-directional I/O. With programmable high speed differential current switching, the static current flow becomes dependent upon the number of bits in the outgoing data, from O-bit to 2-bit. The pre-emphasis method was implemented to enhance the transmission speed. Simulation results based on 0.18fxm CMOS process show the maximum data rate can be enhanced to 4.8Gb/s/pin. Timing window and voltage window are 480ps and 43mV, respectively.",
author = "Kim, {Yong Sin} and Kang, {Sung Mo}",
year = "2007",
month = "8",
day = "28",
doi = "10.1109/ISQED.2007.128",
language = "English",
isbn = "0769527957",
pages = "416--419",
booktitle = "Proceedings - Eighth International Symposium on Quality Electronic Design, ISQED 2007",

}

TY - GEN

T1 - Programmable high speed multi-level simultaneous bidirectional I/O

AU - Kim, Yong Sin

AU - Kang, Sung Mo

PY - 2007/8/28

Y1 - 2007/8/28

N2 - This paper describes a programmable high speed multi-level simultaneous bi-directional I/O. With programmable high speed differential current switching, the static current flow becomes dependent upon the number of bits in the outgoing data, from O-bit to 2-bit. The pre-emphasis method was implemented to enhance the transmission speed. Simulation results based on 0.18fxm CMOS process show the maximum data rate can be enhanced to 4.8Gb/s/pin. Timing window and voltage window are 480ps and 43mV, respectively.

AB - This paper describes a programmable high speed multi-level simultaneous bi-directional I/O. With programmable high speed differential current switching, the static current flow becomes dependent upon the number of bits in the outgoing data, from O-bit to 2-bit. The pre-emphasis method was implemented to enhance the transmission speed. Simulation results based on 0.18fxm CMOS process show the maximum data rate can be enhanced to 4.8Gb/s/pin. Timing window and voltage window are 480ps and 43mV, respectively.

UR - http://www.scopus.com/inward/record.url?scp=34548128217&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=34548128217&partnerID=8YFLogxK

U2 - 10.1109/ISQED.2007.128

DO - 10.1109/ISQED.2007.128

M3 - Conference contribution

AN - SCOPUS:34548128217

SN - 0769527957

SN - 9780769527956

SP - 416

EP - 419

BT - Proceedings - Eighth International Symposium on Quality Electronic Design, ISQED 2007

ER -