RAPTOR: A single chip multiprocessor

Sang Won Lee; Yun Seob Song; Soo Won Kim; Hyeong Cheol Oh; Woo Jang Hahn

doi:10.1109/APASIC.1999.824067

RAPTOR: A single chip multiprocessor

Sang Won Lee, Yun Seob Song, Soo Won Kim, Hyeong Cheol Oh, Woo Jang Hahn

* Honorary professors

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

5 Citations (Scopus)

Abstract

A microarchitecture of a processor named RAPTOR is described. RAPTOR is a single chip multiprocessor developed for exploiting thread-level parallelism. RAPTOR includes four identical processors, a graphics coprocessor, and an external cache controller. Each processor has a 16 KB primary cache and implements SPARC version 9 instruction set architecture. The external cache controller provides direct connection to a large external second level cache. RAPTOR is designed as a building block of multiprocessor systems such as symmetric multiprocessor machines.

Original language	English
Title of host publication	AP-ASIC 1999 - 1st IEEE Asia Pacific Conference on ASICs
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	217-220
Number of pages	4
ISBN (Print)	0780357051, 9780780357051
DOIs	https://doi.org/10.1109/APASIC.1999.824067
Publication status	Published - 1999
Event	1st IEEE Asia Pacific Conference on ASICs, AP-ASIC 1999 - Seoul, Korea, Republic of Duration: 1999 Aug 23 → 1999 Aug 25

Publication series

Name	AP-ASIC 1999 - 1st IEEE Asia Pacific Conference on ASICs

Conference

Conference	1st IEEE Asia Pacific Conference on ASICs, AP-ASIC 1999
Country/Territory	Korea, Republic of
City	Seoul
Period	99/8/23 → 99/8/25

ASJC Scopus subject areas

Hardware and Architecture
Electrical and Electronic Engineering
Safety, Risk, Reliability and Quality
Electronic, Optical and Magnetic Materials

Access to Document

10.1109/APASIC.1999.824067

Cite this

RAPTOR : A single chip multiprocessor. / Lee, Sang Won; Song, Yun Seob; Kim, Soo Won; Oh, Hyeong Cheol; Hahn, Woo Jang.

AP-ASIC 1999 - 1st IEEE Asia Pacific Conference on ASICs. Institute of Electrical and Electronics Engineers Inc., 1999. p. 217-220 824067 (AP-ASIC 1999 - 1st IEEE Asia Pacific Conference on ASICs).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Lee, SW, Song, YS, Kim, SW, Oh, HC & Hahn, WJ 1999, RAPTOR: A single chip multiprocessor. in AP-ASIC 1999 - 1st IEEE Asia Pacific Conference on ASICs., 824067, AP-ASIC 1999 - 1st IEEE Asia Pacific Conference on ASICs, Institute of Electrical and Electronics Engineers Inc., pp. 217-220, 1st IEEE Asia Pacific Conference on ASICs, AP-ASIC 1999, Seoul, Korea, Republic of, 99/8/23. https://doi.org/10.1109/APASIC.1999.824067

@inproceedings{6a995d0775314fc6a7fdb8d2ce222fe1,

title = "RAPTOR: A single chip multiprocessor",

abstract = "A microarchitecture of a processor named RAPTOR is described. RAPTOR is a single chip multiprocessor developed for exploiting thread-level parallelism. RAPTOR includes four identical processors, a graphics coprocessor, and an external cache controller. Each processor has a 16 KB primary cache and implements SPARC version 9 instruction set architecture. The external cache controller provides direct connection to a large external second level cache. RAPTOR is designed as a building block of multiprocessor systems such as symmetric multiprocessor machines.",

author = "Lee, {Sang Won} and Song, {Yun Seob} and Kim, {Soo Won} and Oh, {Hyeong Cheol} and Hahn, {Woo Jang}",

note = "Publisher Copyright: {\textcopyright} 1999 IEEE.; 1st IEEE Asia Pacific Conference on ASICs, AP-ASIC 1999 ; Conference date: 23-08-1999 Through 25-08-1999",

year = "1999",

doi = "10.1109/APASIC.1999.824067",

language = "English",

isbn = "0780357051",

series = "AP-ASIC 1999 - 1st IEEE Asia Pacific Conference on ASICs",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "217--220",

booktitle = "AP-ASIC 1999 - 1st IEEE Asia Pacific Conference on ASICs",

}

TY - GEN

T1 - RAPTOR

T2 - 1st IEEE Asia Pacific Conference on ASICs, AP-ASIC 1999

AU - Lee, Sang Won

AU - Song, Yun Seob

AU - Kim, Soo Won

AU - Oh, Hyeong Cheol

AU - Hahn, Woo Jang

PY - 1999

Y1 - 1999

N2 - A microarchitecture of a processor named RAPTOR is described. RAPTOR is a single chip multiprocessor developed for exploiting thread-level parallelism. RAPTOR includes four identical processors, a graphics coprocessor, and an external cache controller. Each processor has a 16 KB primary cache and implements SPARC version 9 instruction set architecture. The external cache controller provides direct connection to a large external second level cache. RAPTOR is designed as a building block of multiprocessor systems such as symmetric multiprocessor machines.

AB - A microarchitecture of a processor named RAPTOR is described. RAPTOR is a single chip multiprocessor developed for exploiting thread-level parallelism. RAPTOR includes four identical processors, a graphics coprocessor, and an external cache controller. Each processor has a 16 KB primary cache and implements SPARC version 9 instruction set architecture. The external cache controller provides direct connection to a large external second level cache. RAPTOR is designed as a building block of multiprocessor systems such as symmetric multiprocessor machines.

UR - http://www.scopus.com/inward/record.url?scp=0043207939&partnerID=8YFLogxK

U2 - 10.1109/APASIC.1999.824067

DO - 10.1109/APASIC.1999.824067

M3 - Conference contribution

AN - SCOPUS:0043207939

SN - 0780357051

SN - 9780780357051

T3 - AP-ASIC 1999 - 1st IEEE Asia Pacific Conference on ASICs

SP - 217

EP - 220

BT - AP-ASIC 1999 - 1st IEEE Asia Pacific Conference on ASICs

PB - Institute of Electrical and Electronics Engineers Inc.

Y2 - 23 August 1999 through 25 August 1999

ER -

RAPTOR: A single chip multiprocessor

Abstract

Publication series

Conference

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this