Reconfigurable CORDIC-based low-power DCT architecture based on data priority

Min Woo Lee, Ji Hwan Yoon, Jongsun Park

Research output: Contribution to journalArticle

25 Citations (Scopus)

Abstract

This paper presents a low-power coordinate rotation digital computer (CORDIC)-based reconfigurable discrete cosine transform (DCT) architecture. The main idea of this paper is based on the interesting fact that all the computations in DCT are not equally important in generating the frequency domain outputs. Considering the importance difference in the DCT coefficients, the number of CORDIC iterations can be dynamically changed to efficiently tradeoff image quality for power consumption. Thus, the computational energy can be significantly reduced without seriously compromising the image quality. The proposed CORDIC-based 2-D DCT architecture is implemented using 0.13 μm CMOS process, and the experimental results show that our reconfigurable DCT achieves power savings ranging from 22.9% to 52.2% over the CORDIC-based Loeffler DCT at the cost of minor image quality degradations.

Original languageEnglish
Article number6532405
Pages (from-to)1060-1068
Number of pages9
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume22
Issue number5
DOIs
Publication statusPublished - 2014 May

Keywords

  • Coordinate rotation digital computer (CORDIC)
  • data priority
  • discrete cosine transform (DCT)
  • low-power
  • reconfigurable architecture.

ASJC Scopus subject areas

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Reconfigurable CORDIC-based low-power DCT architecture based on data priority'. Together they form a unique fingerprint.

  • Cite this