Reducing dram refresh rate using retention time aware universal hashing redundancy repair

Kyu Hyun Choi, Jaeyung Jun, Minseong Kim, Seon Wook Kim

Research output: Contribution to journalArticle

Abstract

As the device capacity of Dynamic Random Access Memory (DRAM) increases, refresh operation becomes a significant contributory factor toward total power consumption and memory throughput of the device. To reduce the problems associated with the refresh operation, a multi-rate refresh technique that changes the refresh period based on the retention time of DRAM cells has been proposed. Unfortunately, the multi-rate refresh technique has a scalability issue, because the additional storage and logic overhead on a memory controller increases as the device capacity increases. In this article, we propose a novel redundancy repair technique to increase the refresh period of DRAM by using a universal hashing technique. Our redundancy repair technique efficiently repairs both hard faults, which occur during themanufacturing process, and weak cells that have short retention time using the remaining spare elements after the process. Also, our technique solves the Variable Retention Time problem by repairing weak cells at boot time by exploiting the Builtin self-repair (BISR) technique and Error Correction Code. Our technique outperforms a conventional BISR redundancy repair with very little hardware overhead, and ensure reliability with more extended refresh period in the entire system. In particular, our experimental results show that our BISR technique achieves 100% repair rate at a 384ms refresh period in 1.0e-6 hard fault BER configuration, and reduces the refresh energy consumption by 83.9% compared to the 64ms refresh and 12% compared to the conventional multirate refresh technique for the state-of-The-Art 4Gb device.

Original languageEnglish
Article number53
JournalACM Transactions on Design Automation of Electronic Systems
Volume24
Issue number5
DOIs
Publication statusPublished - 2019 Oct

Keywords

  • BISR algorithm
  • DRAM refresh
  • Redundancy repair
  • Retention time

ASJC Scopus subject areas

  • Computer Science Applications
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering

Cite this

Reducing dram refresh rate using retention time aware universal hashing redundancy repair. / Choi, Kyu Hyun; Jun, Jaeyung; Kim, Minseong; Kim, Seon Wook.

In: ACM Transactions on Design Automation of Electronic Systems, Vol. 24, No. 5, 53, 10.2019.

Research output: Contribution to journalArticle

@article{21b9afeb789d48a997e5539d29278149,
title = "Reducing dram refresh rate using retention time aware universal hashing redundancy repair",
abstract = "As the device capacity of Dynamic Random Access Memory (DRAM) increases, refresh operation becomes a significant contributory factor toward total power consumption and memory throughput of the device. To reduce the problems associated with the refresh operation, a multi-rate refresh technique that changes the refresh period based on the retention time of DRAM cells has been proposed. Unfortunately, the multi-rate refresh technique has a scalability issue, because the additional storage and logic overhead on a memory controller increases as the device capacity increases. In this article, we propose a novel redundancy repair technique to increase the refresh period of DRAM by using a universal hashing technique. Our redundancy repair technique efficiently repairs both hard faults, which occur during themanufacturing process, and weak cells that have short retention time using the remaining spare elements after the process. Also, our technique solves the Variable Retention Time problem by repairing weak cells at boot time by exploiting the Builtin self-repair (BISR) technique and Error Correction Code. Our technique outperforms a conventional BISR redundancy repair with very little hardware overhead, and ensure reliability with more extended refresh period in the entire system. In particular, our experimental results show that our BISR technique achieves 100{\%} repair rate at a 384ms refresh period in 1.0e-6 hard fault BER configuration, and reduces the refresh energy consumption by 83.9{\%} compared to the 64ms refresh and 12{\%} compared to the conventional multirate refresh technique for the state-of-The-Art 4Gb device.",
keywords = "BISR algorithm, DRAM refresh, Redundancy repair, Retention time",
author = "Choi, {Kyu Hyun} and Jaeyung Jun and Minseong Kim and Kim, {Seon Wook}",
year = "2019",
month = "10",
doi = "10.1145/3339851",
language = "English",
volume = "24",
journal = "ACM Transactions on Design Automation of Electronic Systems",
issn = "1084-4309",
publisher = "Association for Computing Machinery (ACM)",
number = "5",

}

TY - JOUR

T1 - Reducing dram refresh rate using retention time aware universal hashing redundancy repair

AU - Choi, Kyu Hyun

AU - Jun, Jaeyung

AU - Kim, Minseong

AU - Kim, Seon Wook

PY - 2019/10

Y1 - 2019/10

N2 - As the device capacity of Dynamic Random Access Memory (DRAM) increases, refresh operation becomes a significant contributory factor toward total power consumption and memory throughput of the device. To reduce the problems associated with the refresh operation, a multi-rate refresh technique that changes the refresh period based on the retention time of DRAM cells has been proposed. Unfortunately, the multi-rate refresh technique has a scalability issue, because the additional storage and logic overhead on a memory controller increases as the device capacity increases. In this article, we propose a novel redundancy repair technique to increase the refresh period of DRAM by using a universal hashing technique. Our redundancy repair technique efficiently repairs both hard faults, which occur during themanufacturing process, and weak cells that have short retention time using the remaining spare elements after the process. Also, our technique solves the Variable Retention Time problem by repairing weak cells at boot time by exploiting the Builtin self-repair (BISR) technique and Error Correction Code. Our technique outperforms a conventional BISR redundancy repair with very little hardware overhead, and ensure reliability with more extended refresh period in the entire system. In particular, our experimental results show that our BISR technique achieves 100% repair rate at a 384ms refresh period in 1.0e-6 hard fault BER configuration, and reduces the refresh energy consumption by 83.9% compared to the 64ms refresh and 12% compared to the conventional multirate refresh technique for the state-of-The-Art 4Gb device.

AB - As the device capacity of Dynamic Random Access Memory (DRAM) increases, refresh operation becomes a significant contributory factor toward total power consumption and memory throughput of the device. To reduce the problems associated with the refresh operation, a multi-rate refresh technique that changes the refresh period based on the retention time of DRAM cells has been proposed. Unfortunately, the multi-rate refresh technique has a scalability issue, because the additional storage and logic overhead on a memory controller increases as the device capacity increases. In this article, we propose a novel redundancy repair technique to increase the refresh period of DRAM by using a universal hashing technique. Our redundancy repair technique efficiently repairs both hard faults, which occur during themanufacturing process, and weak cells that have short retention time using the remaining spare elements after the process. Also, our technique solves the Variable Retention Time problem by repairing weak cells at boot time by exploiting the Builtin self-repair (BISR) technique and Error Correction Code. Our technique outperforms a conventional BISR redundancy repair with very little hardware overhead, and ensure reliability with more extended refresh period in the entire system. In particular, our experimental results show that our BISR technique achieves 100% repair rate at a 384ms refresh period in 1.0e-6 hard fault BER configuration, and reduces the refresh energy consumption by 83.9% compared to the 64ms refresh and 12% compared to the conventional multirate refresh technique for the state-of-The-Art 4Gb device.

KW - BISR algorithm

KW - DRAM refresh

KW - Redundancy repair

KW - Retention time

UR - http://www.scopus.com/inward/record.url?scp=85075569397&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85075569397&partnerID=8YFLogxK

U2 - 10.1145/3339851

DO - 10.1145/3339851

M3 - Article

AN - SCOPUS:85075569397

VL - 24

JO - ACM Transactions on Design Automation of Electronic Systems

JF - ACM Transactions on Design Automation of Electronic Systems

SN - 1084-4309

IS - 5

M1 - 53

ER -