Resource efficient implementation of low power MB-OFDM PHY baseband modem with highly parallel architecture

Seok Joong Hwang, Youngsun Han, Seon Wook Kim, Jongsun Park, Byung Gueon Min

Research output: Contribution to journalArticle

5 Citations (Scopus)

Abstract

The multi-band orthogonal frequency-division multiplexing modem needs to process large amount of computations in short time for support of high data rates, i.e., up to 480 Mbps. In order to satisfy the performance requirement while reducing power consumption, a multi-way parallel architecture has been proposed. But the use of the high degree parallel architecture would increase chip resource significantly, thus a resource efficient design is essential. In this paper, we introduce several novel optimization techniques for resource efficient implementation of the baseband modem which has highly, i.e., 8-way, parallel architecture, such as new processing structures for a (de)interleaver and a packet synchronizer and algorithm reconstruction for a carrier frequency offset compensator. Also, we describe how to efficiently design several other components. The detailed analysis shows that our optimization technique could reduce the gate count by 27.6% on average, while none of techniques degraded the overall system performance. With 0.18-μm CMOS process, the gate count and power consumption of the entire baseband modem were about 785 kgates and less than 381 mW at 66 MHz clock rate, respectively.

Original languageEnglish
Article number5776728
Pages (from-to)1248-1261
Number of pages14
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume20
Issue number7
DOIs
Publication statusPublished - 2012 Jan 1

Fingerprint

Parallel architectures
Modems
Orthogonal frequency division multiplexing
Electric power utilization
Clocks
Processing

Keywords

  • Baseband modem
  • multi-band orthogonal frequency-division multiplexing (MB-OFDM)
  • parallel architecture
  • resource optimization
  • ultra wideband (UWB)

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Hardware and Architecture
  • Software

Cite this

Resource efficient implementation of low power MB-OFDM PHY baseband modem with highly parallel architecture. / Hwang, Seok Joong; Han, Youngsun; Kim, Seon Wook; Park, Jongsun; Min, Byung Gueon.

In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 20, No. 7, 5776728, 01.01.2012, p. 1248-1261.

Research output: Contribution to journalArticle

@article{81b5a42b1bce494cb4789ad93629c03d,
title = "Resource efficient implementation of low power MB-OFDM PHY baseband modem with highly parallel architecture",
abstract = "The multi-band orthogonal frequency-division multiplexing modem needs to process large amount of computations in short time for support of high data rates, i.e., up to 480 Mbps. In order to satisfy the performance requirement while reducing power consumption, a multi-way parallel architecture has been proposed. But the use of the high degree parallel architecture would increase chip resource significantly, thus a resource efficient design is essential. In this paper, we introduce several novel optimization techniques for resource efficient implementation of the baseband modem which has highly, i.e., 8-way, parallel architecture, such as new processing structures for a (de)interleaver and a packet synchronizer and algorithm reconstruction for a carrier frequency offset compensator. Also, we describe how to efficiently design several other components. The detailed analysis shows that our optimization technique could reduce the gate count by 27.6{\%} on average, while none of techniques degraded the overall system performance. With 0.18-μm CMOS process, the gate count and power consumption of the entire baseband modem were about 785 kgates and less than 381 mW at 66 MHz clock rate, respectively.",
keywords = "Baseband modem, multi-band orthogonal frequency-division multiplexing (MB-OFDM), parallel architecture, resource optimization, ultra wideband (UWB)",
author = "Hwang, {Seok Joong} and Youngsun Han and Kim, {Seon Wook} and Jongsun Park and Min, {Byung Gueon}",
year = "2012",
month = "1",
day = "1",
doi = "10.1109/TVLSI.2011.2148132",
language = "English",
volume = "20",
pages = "1248--1261",
journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
issn = "1063-8210",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "7",

}

TY - JOUR

T1 - Resource efficient implementation of low power MB-OFDM PHY baseband modem with highly parallel architecture

AU - Hwang, Seok Joong

AU - Han, Youngsun

AU - Kim, Seon Wook

AU - Park, Jongsun

AU - Min, Byung Gueon

PY - 2012/1/1

Y1 - 2012/1/1

N2 - The multi-band orthogonal frequency-division multiplexing modem needs to process large amount of computations in short time for support of high data rates, i.e., up to 480 Mbps. In order to satisfy the performance requirement while reducing power consumption, a multi-way parallel architecture has been proposed. But the use of the high degree parallel architecture would increase chip resource significantly, thus a resource efficient design is essential. In this paper, we introduce several novel optimization techniques for resource efficient implementation of the baseband modem which has highly, i.e., 8-way, parallel architecture, such as new processing structures for a (de)interleaver and a packet synchronizer and algorithm reconstruction for a carrier frequency offset compensator. Also, we describe how to efficiently design several other components. The detailed analysis shows that our optimization technique could reduce the gate count by 27.6% on average, while none of techniques degraded the overall system performance. With 0.18-μm CMOS process, the gate count and power consumption of the entire baseband modem were about 785 kgates and less than 381 mW at 66 MHz clock rate, respectively.

AB - The multi-band orthogonal frequency-division multiplexing modem needs to process large amount of computations in short time for support of high data rates, i.e., up to 480 Mbps. In order to satisfy the performance requirement while reducing power consumption, a multi-way parallel architecture has been proposed. But the use of the high degree parallel architecture would increase chip resource significantly, thus a resource efficient design is essential. In this paper, we introduce several novel optimization techniques for resource efficient implementation of the baseband modem which has highly, i.e., 8-way, parallel architecture, such as new processing structures for a (de)interleaver and a packet synchronizer and algorithm reconstruction for a carrier frequency offset compensator. Also, we describe how to efficiently design several other components. The detailed analysis shows that our optimization technique could reduce the gate count by 27.6% on average, while none of techniques degraded the overall system performance. With 0.18-μm CMOS process, the gate count and power consumption of the entire baseband modem were about 785 kgates and less than 381 mW at 66 MHz clock rate, respectively.

KW - Baseband modem

KW - multi-band orthogonal frequency-division multiplexing (MB-OFDM)

KW - parallel architecture

KW - resource optimization

KW - ultra wideband (UWB)

UR - http://www.scopus.com/inward/record.url?scp=84862007094&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84862007094&partnerID=8YFLogxK

U2 - 10.1109/TVLSI.2011.2148132

DO - 10.1109/TVLSI.2011.2148132

M3 - Article

AN - SCOPUS:84862007094

VL - 20

SP - 1248

EP - 1261

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

SN - 1063-8210

IS - 7

M1 - 5776728

ER -