Scenario-aware bus functional modeling for architecture-level performance analysis

Eui Young Chung, Hyuk Jun Lee, Sung Woo Jung

Research output: Contribution to journalArticle

Abstract

We present a scenario-aware bus functional modeling method which improves the accuracy of traditional methods without sacrificing the simulation run time. Existing methods focused on the behavior of individual IP (Intellectual Property) components and neglected the interplay effects among them, resulting in accuracy degradation from the system perspective. On the other hand, our method thoroughly considers such effects and increases the analysis accuracy by adopting control signal modeling and hierarchical stochastic modeling. Furthermore, our method minimizes the additional design time by reusing the simulation results of each IP component and an automated design flow. The experimental results show that the accuracy of our method is over 90 of RTL simulation in a multimedia SoC (System-on-Chip) design.

Original languageEnglish
Pages (from-to)875-878
Number of pages4
JournalIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
VolumeE90-A
Issue number4
DOIs
Publication statusPublished - 2007 Apr 1

Fingerprint

Performance Analysis
Intellectual property
Scenarios
Intellectual Property
Modeling
Multimedia systems
Hierarchical Modeling
Multimedia Systems
Simulation
Stochastic Modeling
Signal Control
Degradation
Modeling Method
Architecture
Minimise
Experimental Results
Design
System-on-chip

Keywords

  • Bus
  • Bus functional model
  • Inter-play
  • Performance
  • Stochastic

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Hardware and Architecture
  • Information Systems

Cite this

Scenario-aware bus functional modeling for architecture-level performance analysis. / Chung, Eui Young; Lee, Hyuk Jun; Jung, Sung Woo.

In: IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, Vol. E90-A, No. 4, 01.04.2007, p. 875-878.

Research output: Contribution to journalArticle

@article{e6f83a947910414a8c0a5210b8247658,
title = "Scenario-aware bus functional modeling for architecture-level performance analysis",
abstract = "We present a scenario-aware bus functional modeling method which improves the accuracy of traditional methods without sacrificing the simulation run time. Existing methods focused on the behavior of individual IP (Intellectual Property) components and neglected the interplay effects among them, resulting in accuracy degradation from the system perspective. On the other hand, our method thoroughly considers such effects and increases the analysis accuracy by adopting control signal modeling and hierarchical stochastic modeling. Furthermore, our method minimizes the additional design time by reusing the simulation results of each IP component and an automated design flow. The experimental results show that the accuracy of our method is over 90 of RTL simulation in a multimedia SoC (System-on-Chip) design.",
keywords = "Bus, Bus functional model, Inter-play, Performance, Stochastic",
author = "Chung, {Eui Young} and Lee, {Hyuk Jun} and Jung, {Sung Woo}",
year = "2007",
month = "4",
day = "1",
doi = "10.1093/ietfec/e90-a.4.875",
language = "English",
volume = "E90-A",
pages = "875--878",
journal = "IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences",
issn = "0916-8508",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "4",

}

TY - JOUR

T1 - Scenario-aware bus functional modeling for architecture-level performance analysis

AU - Chung, Eui Young

AU - Lee, Hyuk Jun

AU - Jung, Sung Woo

PY - 2007/4/1

Y1 - 2007/4/1

N2 - We present a scenario-aware bus functional modeling method which improves the accuracy of traditional methods without sacrificing the simulation run time. Existing methods focused on the behavior of individual IP (Intellectual Property) components and neglected the interplay effects among them, resulting in accuracy degradation from the system perspective. On the other hand, our method thoroughly considers such effects and increases the analysis accuracy by adopting control signal modeling and hierarchical stochastic modeling. Furthermore, our method minimizes the additional design time by reusing the simulation results of each IP component and an automated design flow. The experimental results show that the accuracy of our method is over 90 of RTL simulation in a multimedia SoC (System-on-Chip) design.

AB - We present a scenario-aware bus functional modeling method which improves the accuracy of traditional methods without sacrificing the simulation run time. Existing methods focused on the behavior of individual IP (Intellectual Property) components and neglected the interplay effects among them, resulting in accuracy degradation from the system perspective. On the other hand, our method thoroughly considers such effects and increases the analysis accuracy by adopting control signal modeling and hierarchical stochastic modeling. Furthermore, our method minimizes the additional design time by reusing the simulation results of each IP component and an automated design flow. The experimental results show that the accuracy of our method is over 90 of RTL simulation in a multimedia SoC (System-on-Chip) design.

KW - Bus

KW - Bus functional model

KW - Inter-play

KW - Performance

KW - Stochastic

UR - http://www.scopus.com/inward/record.url?scp=34247120217&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=34247120217&partnerID=8YFLogxK

U2 - 10.1093/ietfec/e90-a.4.875

DO - 10.1093/ietfec/e90-a.4.875

M3 - Article

VL - E90-A

SP - 875

EP - 878

JO - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

JF - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

SN - 0916-8508

IS - 4

ER -