Selective wordline voltage boosting for caches to manage yield under process variations

Yan Pan, Joonho Kong, Serkan Ozdemir, Gokhan Memik, Woo Chung Sung

Research output: Chapter in Book/Report/Conference proceedingConference contribution

25 Citations (Scopus)

Abstract

One of the most important hurdles of technology scaling is process variations, i.e., variations in device characteristics. Process variations cause large fluctuations in performance and power consumption in the manufactured chips. In addition, these fluctuations cause reductions in the chip yields. In this work, we present an analysis of a representative high-performance processor architecture and show that the caches have the highest probability of causing yield losses under process variations. We then propose a novel selective wordline voltage boosting mechanism that aims at reducing the latency of the cache lines that are affected by process variations. We show that our approach can eliminate over 80% of the yield losses under medium level of variations, while incurring less than 1% per-access energy overhead on average and less than 4.5% area overhead.

Original languageEnglish
Title of host publication2009 46th ACM/IEEE Design Automation Conference, DAC 2009
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages57-62
Number of pages6
ISBN (Print)9781605584973
DOIs
Publication statusPublished - 2009
Event2009 46th ACM/IEEE Design Automation Conference, DAC 2009 - San Francisco, CA, United States
Duration: 2009 Jul 262009 Jul 31

Publication series

NameProceedings - Design Automation Conference
ISSN (Print)0738-100X

Other

Other2009 46th ACM/IEEE Design Automation Conference, DAC 2009
CountryUnited States
CitySan Francisco, CA
Period09/7/2609/7/31

Keywords

  • Access time failure
  • Cache
  • Process variations
  • Selective wordline voltage boosting
  • Yield

ASJC Scopus subject areas

  • Computer Science Applications
  • Control and Systems Engineering
  • Electrical and Electronic Engineering
  • Modelling and Simulation

Fingerprint Dive into the research topics of 'Selective wordline voltage boosting for caches to manage yield under process variations'. Together they form a unique fingerprint.

  • Cite this

    Pan, Y., Kong, J., Ozdemir, S., Memik, G., & Sung, W. C. (2009). Selective wordline voltage boosting for caches to manage yield under process variations. In 2009 46th ACM/IEEE Design Automation Conference, DAC 2009 (pp. 57-62). [5227200] (Proceedings - Design Automation Conference). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1145/1629911.1629929