Si-nanowire-array-based NOT-logic circuits constructed on plastic substrates using top-down methods

Youngin Jeon, Jeongmin Kang, Myeongwon Lee, Taeho Moon, Sangsig Kim

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

Si-nanowire (NW)-array-based NOT-logic circuits were constructed on plastic substrates. The Si-NW arrays were fabricated on a Si wafer through top-down methods, including conventional photolithography and crystallographic wet etching, and transferred onto the plastic substrates. Two field-effect transistors were fabricated on a single Si-NW array composed of five nanowires aligned in parallel and connected in series to form NOT-logic circuits. The excellent flexibility of the fabricated device was confirmed by bending-cycling tests. The voltage-transfer curve of the NOT-logic circuits showed an inverting operation with a logic swing of ~92% and voltage gain of ~2.5.

Original languageEnglish
Pages (from-to)3350-3353
Number of pages4
JournalJournal of Nanoscience and Nanotechnology
Volume13
Issue number5
DOIs
Publication statusPublished - 2013 May 1

Fingerprint

Nanowires
logic circuits
Logic circuits
Plastics
nanowires
plastics
Substrates
Wet etching
Electric potential
electric potential
Photolithography
photolithography
Field effect transistors
logic
flexibility
field effect transistors
etching
wafers
Equipment and Supplies
cycles

Keywords

  • Field-effect transistor
  • NOT-logic circuit
  • Plastic substrate
  • Silicon-nanowire array
  • Top-down approach

ASJC Scopus subject areas

  • Condensed Matter Physics
  • Chemistry(all)
  • Materials Science(all)
  • Bioengineering
  • Biomedical Engineering

Cite this

Si-nanowire-array-based NOT-logic circuits constructed on plastic substrates using top-down methods. / Jeon, Youngin; Kang, Jeongmin; Lee, Myeongwon; Moon, Taeho; Kim, Sangsig.

In: Journal of Nanoscience and Nanotechnology, Vol. 13, No. 5, 01.05.2013, p. 3350-3353.

Research output: Contribution to journalArticle

Jeon, Youngin ; Kang, Jeongmin ; Lee, Myeongwon ; Moon, Taeho ; Kim, Sangsig. / Si-nanowire-array-based NOT-logic circuits constructed on plastic substrates using top-down methods. In: Journal of Nanoscience and Nanotechnology. 2013 ; Vol. 13, No. 5. pp. 3350-3353.
@article{fa78dddcbdb04093912ae81187d8a051,
title = "Si-nanowire-array-based NOT-logic circuits constructed on plastic substrates using top-down methods",
abstract = "Si-nanowire (NW)-array-based NOT-logic circuits were constructed on plastic substrates. The Si-NW arrays were fabricated on a Si wafer through top-down methods, including conventional photolithography and crystallographic wet etching, and transferred onto the plastic substrates. Two field-effect transistors were fabricated on a single Si-NW array composed of five nanowires aligned in parallel and connected in series to form NOT-logic circuits. The excellent flexibility of the fabricated device was confirmed by bending-cycling tests. The voltage-transfer curve of the NOT-logic circuits showed an inverting operation with a logic swing of ~92{\%} and voltage gain of ~2.5.",
keywords = "Field-effect transistor, NOT-logic circuit, Plastic substrate, Silicon-nanowire array, Top-down approach",
author = "Youngin Jeon and Jeongmin Kang and Myeongwon Lee and Taeho Moon and Sangsig Kim",
year = "2013",
month = "5",
day = "1",
doi = "10.1166/jnn.2013.7229",
language = "English",
volume = "13",
pages = "3350--3353",
journal = "Journal of Nanoscience and Nanotechnology",
issn = "1533-4880",
publisher = "American Scientific Publishers",
number = "5",

}

TY - JOUR

T1 - Si-nanowire-array-based NOT-logic circuits constructed on plastic substrates using top-down methods

AU - Jeon, Youngin

AU - Kang, Jeongmin

AU - Lee, Myeongwon

AU - Moon, Taeho

AU - Kim, Sangsig

PY - 2013/5/1

Y1 - 2013/5/1

N2 - Si-nanowire (NW)-array-based NOT-logic circuits were constructed on plastic substrates. The Si-NW arrays were fabricated on a Si wafer through top-down methods, including conventional photolithography and crystallographic wet etching, and transferred onto the plastic substrates. Two field-effect transistors were fabricated on a single Si-NW array composed of five nanowires aligned in parallel and connected in series to form NOT-logic circuits. The excellent flexibility of the fabricated device was confirmed by bending-cycling tests. The voltage-transfer curve of the NOT-logic circuits showed an inverting operation with a logic swing of ~92% and voltage gain of ~2.5.

AB - Si-nanowire (NW)-array-based NOT-logic circuits were constructed on plastic substrates. The Si-NW arrays were fabricated on a Si wafer through top-down methods, including conventional photolithography and crystallographic wet etching, and transferred onto the plastic substrates. Two field-effect transistors were fabricated on a single Si-NW array composed of five nanowires aligned in parallel and connected in series to form NOT-logic circuits. The excellent flexibility of the fabricated device was confirmed by bending-cycling tests. The voltage-transfer curve of the NOT-logic circuits showed an inverting operation with a logic swing of ~92% and voltage gain of ~2.5.

KW - Field-effect transistor

KW - NOT-logic circuit

KW - Plastic substrate

KW - Silicon-nanowire array

KW - Top-down approach

UR - http://www.scopus.com/inward/record.url?scp=84876918715&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84876918715&partnerID=8YFLogxK

U2 - 10.1166/jnn.2013.7229

DO - 10.1166/jnn.2013.7229

M3 - Article

C2 - 23858857

AN - SCOPUS:84876918715

VL - 13

SP - 3350

EP - 3353

JO - Journal of Nanoscience and Nanotechnology

JF - Journal of Nanoscience and Nanotechnology

SN - 1533-4880

IS - 5

ER -