Spatial distribution of interface traps in sub-50-nm recess-channel-type DRAM cell transistors

Eun Ae Chung, Young Pil Kim, Min Chul Park, Kab Jin Nam, Sung Sam Lee, Ji Young Min, Giyoung Yang, Yu Gyun Shin, Siyoung Choi, Gyoyoung Jin, Joo Tae Moon, Sangsig Kim

Research output: Contribution to journalArticle

Abstract

The spatial distribution of the interface traps in dynamic random access memory (DRAM) cell transistors having deeply recessed channels for sub-50-nm technology was evaluated by the charge pumping method and 3-D device simulations for the first time. The lateral distribution of the interface traps can be profiled before and after applying FowlerNordheim (F-N) gate stress. The experimental results show that the distribution of the interface traps is significantly correlated with the source/drain doping concentration, and this 3-D DRAM cell transistor was found to have greater immunity to F-N gate stress in the gate-drain overlapping region than in the channel region, due to the gate oxide thickness profile of the recess-channel-type structure. This lateral profiling of the interface traps in DRAM cell transistors should be very useful for refresh modeling and future DRAM device designs intended to improve the performance.

Original languageEnglish
Article number5629430
Pages (from-to)81-83
Number of pages3
JournalIEEE Electron Device Letters
Volume32
Issue number1
DOIs
Publication statusPublished - 2011 Jan 1

Fingerprint

Spatial distribution
Transistors
Data storage equipment
Interfaces (computer)
Oxides
Doping (additives)

Keywords

  • Cell transistor
  • charge pumping (CP)
  • interface traps
  • MOSFET
  • recessed-channel array transistor (RCAT)

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

Spatial distribution of interface traps in sub-50-nm recess-channel-type DRAM cell transistors. / Chung, Eun Ae; Kim, Young Pil; Park, Min Chul; Nam, Kab Jin; Lee, Sung Sam; Min, Ji Young; Yang, Giyoung; Shin, Yu Gyun; Choi, Siyoung; Jin, Gyoyoung; Moon, Joo Tae; Kim, Sangsig.

In: IEEE Electron Device Letters, Vol. 32, No. 1, 5629430, 01.01.2011, p. 81-83.

Research output: Contribution to journalArticle

Chung, EA, Kim, YP, Park, MC, Nam, KJ, Lee, SS, Min, JY, Yang, G, Shin, YG, Choi, S, Jin, G, Moon, JT & Kim, S 2011, 'Spatial distribution of interface traps in sub-50-nm recess-channel-type DRAM cell transistors', IEEE Electron Device Letters, vol. 32, no. 1, 5629430, pp. 81-83. https://doi.org/10.1109/LED.2010.2085416
Chung, Eun Ae ; Kim, Young Pil ; Park, Min Chul ; Nam, Kab Jin ; Lee, Sung Sam ; Min, Ji Young ; Yang, Giyoung ; Shin, Yu Gyun ; Choi, Siyoung ; Jin, Gyoyoung ; Moon, Joo Tae ; Kim, Sangsig. / Spatial distribution of interface traps in sub-50-nm recess-channel-type DRAM cell transistors. In: IEEE Electron Device Letters. 2011 ; Vol. 32, No. 1. pp. 81-83.
@article{247333a4417a4e5391324689d139ba1b,
title = "Spatial distribution of interface traps in sub-50-nm recess-channel-type DRAM cell transistors",
abstract = "The spatial distribution of the interface traps in dynamic random access memory (DRAM) cell transistors having deeply recessed channels for sub-50-nm technology was evaluated by the charge pumping method and 3-D device simulations for the first time. The lateral distribution of the interface traps can be profiled before and after applying FowlerNordheim (F-N) gate stress. The experimental results show that the distribution of the interface traps is significantly correlated with the source/drain doping concentration, and this 3-D DRAM cell transistor was found to have greater immunity to F-N gate stress in the gate-drain overlapping region than in the channel region, due to the gate oxide thickness profile of the recess-channel-type structure. This lateral profiling of the interface traps in DRAM cell transistors should be very useful for refresh modeling and future DRAM device designs intended to improve the performance.",
keywords = "Cell transistor, charge pumping (CP), interface traps, MOSFET, recessed-channel array transistor (RCAT)",
author = "Chung, {Eun Ae} and Kim, {Young Pil} and Park, {Min Chul} and Nam, {Kab Jin} and Lee, {Sung Sam} and Min, {Ji Young} and Giyoung Yang and Shin, {Yu Gyun} and Siyoung Choi and Gyoyoung Jin and Moon, {Joo Tae} and Sangsig Kim",
year = "2011",
month = "1",
day = "1",
doi = "10.1109/LED.2010.2085416",
language = "English",
volume = "32",
pages = "81--83",
journal = "IEEE Electron Device Letters",
issn = "0741-3106",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "1",

}

TY - JOUR

T1 - Spatial distribution of interface traps in sub-50-nm recess-channel-type DRAM cell transistors

AU - Chung, Eun Ae

AU - Kim, Young Pil

AU - Park, Min Chul

AU - Nam, Kab Jin

AU - Lee, Sung Sam

AU - Min, Ji Young

AU - Yang, Giyoung

AU - Shin, Yu Gyun

AU - Choi, Siyoung

AU - Jin, Gyoyoung

AU - Moon, Joo Tae

AU - Kim, Sangsig

PY - 2011/1/1

Y1 - 2011/1/1

N2 - The spatial distribution of the interface traps in dynamic random access memory (DRAM) cell transistors having deeply recessed channels for sub-50-nm technology was evaluated by the charge pumping method and 3-D device simulations for the first time. The lateral distribution of the interface traps can be profiled before and after applying FowlerNordheim (F-N) gate stress. The experimental results show that the distribution of the interface traps is significantly correlated with the source/drain doping concentration, and this 3-D DRAM cell transistor was found to have greater immunity to F-N gate stress in the gate-drain overlapping region than in the channel region, due to the gate oxide thickness profile of the recess-channel-type structure. This lateral profiling of the interface traps in DRAM cell transistors should be very useful for refresh modeling and future DRAM device designs intended to improve the performance.

AB - The spatial distribution of the interface traps in dynamic random access memory (DRAM) cell transistors having deeply recessed channels for sub-50-nm technology was evaluated by the charge pumping method and 3-D device simulations for the first time. The lateral distribution of the interface traps can be profiled before and after applying FowlerNordheim (F-N) gate stress. The experimental results show that the distribution of the interface traps is significantly correlated with the source/drain doping concentration, and this 3-D DRAM cell transistor was found to have greater immunity to F-N gate stress in the gate-drain overlapping region than in the channel region, due to the gate oxide thickness profile of the recess-channel-type structure. This lateral profiling of the interface traps in DRAM cell transistors should be very useful for refresh modeling and future DRAM device designs intended to improve the performance.

KW - Cell transistor

KW - charge pumping (CP)

KW - interface traps

KW - MOSFET

KW - recessed-channel array transistor (RCAT)

UR - http://www.scopus.com/inward/record.url?scp=78650919695&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=78650919695&partnerID=8YFLogxK

U2 - 10.1109/LED.2010.2085416

DO - 10.1109/LED.2010.2085416

M3 - Article

AN - SCOPUS:78650919695

VL - 32

SP - 81

EP - 83

JO - IEEE Electron Device Letters

JF - IEEE Electron Device Letters

SN - 0741-3106

IS - 1

M1 - 5629430

ER -