SPTPL: A new pulsed latch type flip-flop in high-performance system-on-a-chip (SoC)

Inhwa Jung, Moo Young Kim, Chulwoo Kim

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

In many VLSI chips, the power dissipation of the clocking system that includes clock distribution network and flip-flops is often the largest portion of total chip power consumption. In the near future, this portion is likely to dominate total chip power consumption due to higher clock frequency and deeper pipeline design trend. Traditionally, two approaches have been used: (1) to reduce power consumption in the clock tree, several low-swing clock flip-flops and double-edge flip-flops have been introduced; (2) to reduce power consumption in flip-flops, conditional capture, clock-on-demand, data-transition look-ahead techniques have been developed. Recently, pulsed latch type flip-flops are introduced in several high-performance microprocessors to reduce E × D. In this paper, these flip-flops are described with their pros and cons. Then, a new circuit technique is described along with simulation results. The proposed pulsed latch reduces E × D by 82.6% to 95.4% compared to conventional flip-flops.

Original languageEnglish
Pages (from-to)169-179
Number of pages11
JournalJournal of Circuits, Systems and Computers
Volume16
Issue number2
DOIs
Publication statusPublished - 2007 Apr 1

Fingerprint

Flip flop circuits
Clocks
Electric power utilization
Clock distribution networks
Microprocessor chips
Energy dissipation
Pipelines
Networks (circuits)

Keywords

  • Clock tree
  • Flip-flop
  • Low-power
  • Small-swing
  • Statistical power saving

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Hardware and Architecture

Cite this

SPTPL : A new pulsed latch type flip-flop in high-performance system-on-a-chip (SoC). / Jung, Inhwa; Kim, Moo Young; Kim, Chulwoo.

In: Journal of Circuits, Systems and Computers, Vol. 16, No. 2, 01.04.2007, p. 169-179.

Research output: Contribution to journalArticle

@article{19b0b7c3b78a4f0b9729ddd88e1c9c9c,
title = "SPTPL: A new pulsed latch type flip-flop in high-performance system-on-a-chip (SoC)",
abstract = "In many VLSI chips, the power dissipation of the clocking system that includes clock distribution network and flip-flops is often the largest portion of total chip power consumption. In the near future, this portion is likely to dominate total chip power consumption due to higher clock frequency and deeper pipeline design trend. Traditionally, two approaches have been used: (1) to reduce power consumption in the clock tree, several low-swing clock flip-flops and double-edge flip-flops have been introduced; (2) to reduce power consumption in flip-flops, conditional capture, clock-on-demand, data-transition look-ahead techniques have been developed. Recently, pulsed latch type flip-flops are introduced in several high-performance microprocessors to reduce E × D. In this paper, these flip-flops are described with their pros and cons. Then, a new circuit technique is described along with simulation results. The proposed pulsed latch reduces E × D by 82.6{\%} to 95.4{\%} compared to conventional flip-flops.",
keywords = "Clock tree, Flip-flop, Low-power, Small-swing, Statistical power saving",
author = "Inhwa Jung and Kim, {Moo Young} and Chulwoo Kim",
year = "2007",
month = "4",
day = "1",
doi = "10.1142/S0218126607003472",
language = "English",
volume = "16",
pages = "169--179",
journal = "Journal of Circuits, Systems and Computers",
issn = "0218-1266",
publisher = "World Scientific Publishing Co. Pte Ltd",
number = "2",

}

TY - JOUR

T1 - SPTPL

T2 - A new pulsed latch type flip-flop in high-performance system-on-a-chip (SoC)

AU - Jung, Inhwa

AU - Kim, Moo Young

AU - Kim, Chulwoo

PY - 2007/4/1

Y1 - 2007/4/1

N2 - In many VLSI chips, the power dissipation of the clocking system that includes clock distribution network and flip-flops is often the largest portion of total chip power consumption. In the near future, this portion is likely to dominate total chip power consumption due to higher clock frequency and deeper pipeline design trend. Traditionally, two approaches have been used: (1) to reduce power consumption in the clock tree, several low-swing clock flip-flops and double-edge flip-flops have been introduced; (2) to reduce power consumption in flip-flops, conditional capture, clock-on-demand, data-transition look-ahead techniques have been developed. Recently, pulsed latch type flip-flops are introduced in several high-performance microprocessors to reduce E × D. In this paper, these flip-flops are described with their pros and cons. Then, a new circuit technique is described along with simulation results. The proposed pulsed latch reduces E × D by 82.6% to 95.4% compared to conventional flip-flops.

AB - In many VLSI chips, the power dissipation of the clocking system that includes clock distribution network and flip-flops is often the largest portion of total chip power consumption. In the near future, this portion is likely to dominate total chip power consumption due to higher clock frequency and deeper pipeline design trend. Traditionally, two approaches have been used: (1) to reduce power consumption in the clock tree, several low-swing clock flip-flops and double-edge flip-flops have been introduced; (2) to reduce power consumption in flip-flops, conditional capture, clock-on-demand, data-transition look-ahead techniques have been developed. Recently, pulsed latch type flip-flops are introduced in several high-performance microprocessors to reduce E × D. In this paper, these flip-flops are described with their pros and cons. Then, a new circuit technique is described along with simulation results. The proposed pulsed latch reduces E × D by 82.6% to 95.4% compared to conventional flip-flops.

KW - Clock tree

KW - Flip-flop

KW - Low-power

KW - Small-swing

KW - Statistical power saving

UR - http://www.scopus.com/inward/record.url?scp=34547281323&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=34547281323&partnerID=8YFLogxK

U2 - 10.1142/S0218126607003472

DO - 10.1142/S0218126607003472

M3 - Article

AN - SCOPUS:34547281323

VL - 16

SP - 169

EP - 179

JO - Journal of Circuits, Systems and Computers

JF - Journal of Circuits, Systems and Computers

SN - 0218-1266

IS - 2

ER -