STBC: Side Channel Attack Tolerant Balanced Circuit with Reduced Propagation Delay

Hyunmin Kim; Seokhie Hong; Bart Preneel; Ingrid Verbauwhede

doi:10.1109/ISVLSI.2017.22

STBC: Side Channel Attack Tolerant Balanced Circuit with Reduced Propagation Delay

Hyunmin Kim, Seokhie Hong, Bart Preneel, Ingrid Verbauwhede

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

4 Citations (Scopus)

Abstract

Side channel attacks exploit the physical properties of integrated circuits to extract sensitive information. They are becoming increasingly important in the context of the deployment of the Internet of Things. One of the most effective countermeasures consists of modifying the logic circuits to reduce the leakage through side channels. This paper presents a novel side channel attack tolerant balanced circuit (STBC) based on a dynamic and differential configuration. Its main feature is the use of an improved binary decision diagram (BDD) with a multi-output function and internal gate sharing to reduce the implementation area. Compared to the earlier proposed dual-rail pre-charge circuit with binary decision diagram (DP-BDD) technique, an area reduction of 13.7% is achieved. A fixed versus random t-test shows that STBC obtains a substantial reduction in information leakage even though small peak exists. Further, its input variable dependence is comparable with that of a normal CMOS circuit and similar with DP-BDD.

Original language	English
Title of host publication	Proceedings - 2017 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2017
Editors	Ricardo Reis, Mircea Stan, Michael Huebner, Nikolaos Voros
Publisher	IEEE Computer Society
Pages	74-79
Number of pages	6
ISBN (Electronic)	9781509067626
DOIs	https://doi.org/10.1109/ISVLSI.2017.22
Publication status	Published - 2017 Jul 20
Event	2017 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2017 - Bochum, North Rhine-Westfalia, Germany Duration: 2017 Jul 3 → 2017 Jul 5

Publication series

Name	Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI
Volume	2017-July
ISSN (Print)	2159-3469
ISSN (Electronic)	2159-3477

Other

Other	2017 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2017
Country/Territory	Germany
City	Bochum, North Rhine-Westfalia
Period	17/7/3 → 17/7/5

Keywords

BDD
countermeasure
side channel attack

ASJC Scopus subject areas

Hardware and Architecture
Control and Systems Engineering
Electrical and Electronic Engineering

Access to Document

10.1109/ISVLSI.2017.22

Cite this

Kim, H., Hong, S., Preneel, B., & Verbauwhede, I. (2017). STBC: Side Channel Attack Tolerant Balanced Circuit with Reduced Propagation Delay. In R. Reis, M. Stan, M. Huebner, & N. Voros (Eds.), Proceedings - 2017 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2017 (pp. 74-79). [7987498] (Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI; Vol. 2017-July). IEEE Computer Society. https://doi.org/10.1109/ISVLSI.2017.22

STBC : Side Channel Attack Tolerant Balanced Circuit with Reduced Propagation Delay. / Kim, Hyunmin; Hong, Seokhie; Preneel, Bart et al.

Proceedings - 2017 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2017. ed. / Ricardo Reis; Mircea Stan; Michael Huebner; Nikolaos Voros. IEEE Computer Society, 2017. p. 74-79 7987498 (Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI; Vol. 2017-July).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Kim, H, Hong, S, Preneel, B & Verbauwhede, I 2017, STBC: Side Channel Attack Tolerant Balanced Circuit with Reduced Propagation Delay. in R Reis, M Stan, M Huebner & N Voros (eds), Proceedings - 2017 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2017., 7987498, Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI, vol. 2017-July, IEEE Computer Society, pp. 74-79, 2017 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2017, Bochum, North Rhine-Westfalia, Germany, 17/7/3. https://doi.org/10.1109/ISVLSI.2017.22

Kim H, Hong S, Preneel B, Verbauwhede I. STBC: Side Channel Attack Tolerant Balanced Circuit with Reduced Propagation Delay. In Reis R, Stan M, Huebner M, Voros N, editors, Proceedings - 2017 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2017. IEEE Computer Society. 2017. p. 74-79. 7987498. (Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI). doi: 10.1109/ISVLSI.2017.22

Kim, Hyunmin ; Hong, Seokhie ; Preneel, Bart et al. / STBC : Side Channel Attack Tolerant Balanced Circuit with Reduced Propagation Delay. Proceedings - 2017 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2017. editor / Ricardo Reis ; Mircea Stan ; Michael Huebner ; Nikolaos Voros. IEEE Computer Society, 2017. pp. 74-79 (Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI).

@inproceedings{13855bfe618b4c1dac6090563074080f,

title = "STBC: Side Channel Attack Tolerant Balanced Circuit with Reduced Propagation Delay",

abstract = "Side channel attacks exploit the physical properties of integrated circuits to extract sensitive information. They are becoming increasingly important in the context of the deployment of the Internet of Things. One of the most effective countermeasures consists of modifying the logic circuits to reduce the leakage through side channels. This paper presents a novel side channel attack tolerant balanced circuit (STBC) based on a dynamic and differential configuration. Its main feature is the use of an improved binary decision diagram (BDD) with a multi-output function and internal gate sharing to reduce the implementation area. Compared to the earlier proposed dual-rail pre-charge circuit with binary decision diagram (DP-BDD) technique, an area reduction of 13.7% is achieved. A fixed versus random t-test shows that STBC obtains a substantial reduction in information leakage even though small peak exists. Further, its input variable dependence is comparable with that of a normal CMOS circuit and similar with DP-BDD.",

keywords = "BDD, countermeasure, side channel attack",

author = "Hyunmin Kim and Seokhie Hong and Bart Preneel and Ingrid Verbauwhede",

note = "Funding Information: This work was supported in part by the Research Council KU Leuven: C16/15/058. In addition, this work was supported by the Flemish Government, FWO G.00130.13N, FWO G.0876.14N and Thresholds G0842.13 and by the Hercules Foundation AKUL/11/19. Publisher Copyright: {\textcopyright} 2017 IEEE.; 2017 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2017 ; Conference date: 03-07-2017 Through 05-07-2017",

year = "2017",

month = jul,

day = "20",

doi = "10.1109/ISVLSI.2017.22",

language = "English",

series = "Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI",

publisher = "IEEE Computer Society",

pages = "74--79",

editor = "Ricardo Reis and Mircea Stan and Michael Huebner and Nikolaos Voros",

booktitle = "Proceedings - 2017 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2017",

}

TY - GEN

T1 - STBC

T2 - 2017 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2017

AU - Kim, Hyunmin

AU - Hong, Seokhie

AU - Preneel, Bart

AU - Verbauwhede, Ingrid

N1 - Funding Information: This work was supported in part by the Research Council KU Leuven: C16/15/058. In addition, this work was supported by the Flemish Government, FWO G.00130.13N, FWO G.0876.14N and Thresholds G0842.13 and by the Hercules Foundation AKUL/11/19. Publisher Copyright: © 2017 IEEE.

PY - 2017/7/20

Y1 - 2017/7/20

N2 - Side channel attacks exploit the physical properties of integrated circuits to extract sensitive information. They are becoming increasingly important in the context of the deployment of the Internet of Things. One of the most effective countermeasures consists of modifying the logic circuits to reduce the leakage through side channels. This paper presents a novel side channel attack tolerant balanced circuit (STBC) based on a dynamic and differential configuration. Its main feature is the use of an improved binary decision diagram (BDD) with a multi-output function and internal gate sharing to reduce the implementation area. Compared to the earlier proposed dual-rail pre-charge circuit with binary decision diagram (DP-BDD) technique, an area reduction of 13.7% is achieved. A fixed versus random t-test shows that STBC obtains a substantial reduction in information leakage even though small peak exists. Further, its input variable dependence is comparable with that of a normal CMOS circuit and similar with DP-BDD.

AB - Side channel attacks exploit the physical properties of integrated circuits to extract sensitive information. They are becoming increasingly important in the context of the deployment of the Internet of Things. One of the most effective countermeasures consists of modifying the logic circuits to reduce the leakage through side channels. This paper presents a novel side channel attack tolerant balanced circuit (STBC) based on a dynamic and differential configuration. Its main feature is the use of an improved binary decision diagram (BDD) with a multi-output function and internal gate sharing to reduce the implementation area. Compared to the earlier proposed dual-rail pre-charge circuit with binary decision diagram (DP-BDD) technique, an area reduction of 13.7% is achieved. A fixed versus random t-test shows that STBC obtains a substantial reduction in information leakage even though small peak exists. Further, its input variable dependence is comparable with that of a normal CMOS circuit and similar with DP-BDD.

KW - BDD

KW - countermeasure

KW - side channel attack

UR - http://www.scopus.com/inward/record.url?scp=85027266233&partnerID=8YFLogxK

U2 - 10.1109/ISVLSI.2017.22

DO - 10.1109/ISVLSI.2017.22

M3 - Conference contribution

AN - SCOPUS:85027266233

T3 - Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI

SP - 74

EP - 79

BT - Proceedings - 2017 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2017

A2 - Reis, Ricardo

A2 - Stan, Mircea

A2 - Huebner, Michael

A2 - Voros, Nikolaos

PB - IEEE Computer Society

Y2 - 3 July 2017 through 5 July 2017

ER -

STBC: Side Channel Attack Tolerant Balanced Circuit with Reduced Propagation Delay

Abstract

Publication series

Other

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this