Supporting cache coherence in heterogeneous multiprocessor systems

Taeweon Suh, Douglas M. Blough, Hsien Hsin S. Lee

Research output: Chapter in Book/Report/Conference proceedingConference contribution

22 Citations (Scopus)

Abstract

In embedded system-on-a-chip (SoC) applications, the demand for integrating heterogeneous processors onto a single chip is increasing. An important issue in integrating multiple heterogeneous processors on the same chip is to maintain the coherence of their data caches. In this paper, we propose a hardware/software methodology to make caches coherent in heterogeneous multiprocessor platforms with shared memory. Our approach works with any combination of processors that support invalidation-based protocols. As shown in our experiments, up to 58% performance improvement can be achieved with low miss penalty at the expense of adding simple hardware, compared to a pure software solution. Speedup can be improved even further as the miss penalty increases. In addition, our approach provides embedded system programmers a transparent view of shared data, removing the burden of software synchronization.

Original languageEnglish
Title of host publicationProceedings - Design, Automation and Test in Europe Conference and Exhibition, DATE 04
EditorsG. Gielen, J. Figueras
Pages1150-1155
Number of pages6
DOIs
Publication statusPublished - 2004
Externally publishedYes
EventProceedings - Design, Automation and Test in Europe Conference and Exhibition, DATE 04 - Paris, France
Duration: 2004 Feb 162004 Feb 20

Publication series

NameProceedings - Design, Automation and Test in Europe Conference and Exhibition
Volume2

Other

OtherProceedings - Design, Automation and Test in Europe Conference and Exhibition, DATE 04
CountryFrance
CityParis
Period04/2/1604/2/20

ASJC Scopus subject areas

  • Engineering(all)

Fingerprint Dive into the research topics of 'Supporting cache coherence in heterogeneous multiprocessor systems'. Together they form a unique fingerprint.

  • Cite this

    Suh, T., Blough, D. M., & Lee, H. H. S. (2004). Supporting cache coherence in heterogeneous multiprocessor systems. In G. Gielen, & J. Figueras (Eds.), Proceedings - Design, Automation and Test in Europe Conference and Exhibition, DATE 04 (pp. 1150-1155). (Proceedings - Design, Automation and Test in Europe Conference and Exhibition; Vol. 2). https://doi.org/10.1109/DATE.2004.1269047