Survey and analysis of delay-locked loops used in dram interfaces

Hyun Woo Lee, Chulwoo Kim

Research output: Contribution to journalArticle

6 Citations (Scopus)

Abstract

In this paper, delay-locked loops (DLLs) used in dynamic random access memory (DRAM) are analyzed. DLLs can be categorized into digital- or analog-based topologies. This analysis starts with an explanation of technology trends regarding DLL for DRAM in the early 1990s and describes important DLL specifications and design approaches necessary for DLL use in DRAM: lock time, lock range, lock cycles, tDQSCK (DQS rising edge output access time from the rising edge of CK), and wake-up time from power down modes. DLLs have been widely used since 2000 to satisfy high operating speed requirements inherent in DRAMs. Finally, referring to studies published from 2000 to 2011, trends regarding power consumption, jitter, relationship between power and jitter, lock range, lock cycles, and wake-up time from power down are analyzed.

Original languageEnglish
Article number6574235
Pages (from-to)701-711
Number of pages11
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume22
Issue number4
DOIs
Publication statusPublished - 2014 Jan 1
Externally publishedYes

Fingerprint

Jitter
Data storage equipment
Dynamic random access storage
Electric power utilization
Topology
Specifications

Keywords

  • Analog delay-locked loop (DLL)
  • DDR1
  • DDR2
  • DDR3
  • digital DLL
  • DLL
  • duty cycle corrector (DCC)
  • dynamic random access memory (DRAM)
  • GDDR3
  • half-clock phase control
  • half-clock phase inverting
  • harmonic lock
  • lock range
  • power down exit time
  • register-controlled DLL
  • tDQSCK
  • variable delay line
  • wake-up time

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Hardware and Architecture
  • Software

Cite this

Survey and analysis of delay-locked loops used in dram interfaces. / Lee, Hyun Woo; Kim, Chulwoo.

In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 22, No. 4, 6574235, 01.01.2014, p. 701-711.

Research output: Contribution to journalArticle

@article{701e103892a04c99a9d45bec0b93e2dc,
title = "Survey and analysis of delay-locked loops used in dram interfaces",
abstract = "In this paper, delay-locked loops (DLLs) used in dynamic random access memory (DRAM) are analyzed. DLLs can be categorized into digital- or analog-based topologies. This analysis starts with an explanation of technology trends regarding DLL for DRAM in the early 1990s and describes important DLL specifications and design approaches necessary for DLL use in DRAM: lock time, lock range, lock cycles, tDQSCK (DQS rising edge output access time from the rising edge of CK), and wake-up time from power down modes. DLLs have been widely used since 2000 to satisfy high operating speed requirements inherent in DRAMs. Finally, referring to studies published from 2000 to 2011, trends regarding power consumption, jitter, relationship between power and jitter, lock range, lock cycles, and wake-up time from power down are analyzed.",
keywords = "Analog delay-locked loop (DLL), DDR1, DDR2, DDR3, digital DLL, DLL, duty cycle corrector (DCC), dynamic random access memory (DRAM), GDDR3, half-clock phase control, half-clock phase inverting, harmonic lock, lock range, power down exit time, register-controlled DLL, tDQSCK, variable delay line, wake-up time",
author = "Lee, {Hyun Woo} and Chulwoo Kim",
year = "2014",
month = "1",
day = "1",
doi = "10.1109/TVLSI.2013.2252473",
language = "English",
volume = "22",
pages = "701--711",
journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
issn = "1063-8210",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "4",

}

TY - JOUR

T1 - Survey and analysis of delay-locked loops used in dram interfaces

AU - Lee, Hyun Woo

AU - Kim, Chulwoo

PY - 2014/1/1

Y1 - 2014/1/1

N2 - In this paper, delay-locked loops (DLLs) used in dynamic random access memory (DRAM) are analyzed. DLLs can be categorized into digital- or analog-based topologies. This analysis starts with an explanation of technology trends regarding DLL for DRAM in the early 1990s and describes important DLL specifications and design approaches necessary for DLL use in DRAM: lock time, lock range, lock cycles, tDQSCK (DQS rising edge output access time from the rising edge of CK), and wake-up time from power down modes. DLLs have been widely used since 2000 to satisfy high operating speed requirements inherent in DRAMs. Finally, referring to studies published from 2000 to 2011, trends regarding power consumption, jitter, relationship between power and jitter, lock range, lock cycles, and wake-up time from power down are analyzed.

AB - In this paper, delay-locked loops (DLLs) used in dynamic random access memory (DRAM) are analyzed. DLLs can be categorized into digital- or analog-based topologies. This analysis starts with an explanation of technology trends regarding DLL for DRAM in the early 1990s and describes important DLL specifications and design approaches necessary for DLL use in DRAM: lock time, lock range, lock cycles, tDQSCK (DQS rising edge output access time from the rising edge of CK), and wake-up time from power down modes. DLLs have been widely used since 2000 to satisfy high operating speed requirements inherent in DRAMs. Finally, referring to studies published from 2000 to 2011, trends regarding power consumption, jitter, relationship between power and jitter, lock range, lock cycles, and wake-up time from power down are analyzed.

KW - Analog delay-locked loop (DLL)

KW - DDR1

KW - DDR2

KW - DDR3

KW - digital DLL

KW - DLL

KW - duty cycle corrector (DCC)

KW - dynamic random access memory (DRAM)

KW - GDDR3

KW - half-clock phase control

KW - half-clock phase inverting

KW - harmonic lock

KW - lock range

KW - power down exit time

KW - register-controlled DLL

KW - tDQSCK

KW - variable delay line

KW - wake-up time

UR - http://www.scopus.com/inward/record.url?scp=84897468219&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84897468219&partnerID=8YFLogxK

U2 - 10.1109/TVLSI.2013.2252473

DO - 10.1109/TVLSI.2013.2252473

M3 - Article

VL - 22

SP - 701

EP - 711

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

SN - 1063-8210

IS - 4

M1 - 6574235

ER -