Swallow counterless DMP PLL

Taewoo Kim, Soonseob Lee, Gwangseog Choi, Soo-Won Kim, Taegeun Kim

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

This paper proposes a new simple architecture of digital dividing system in dual-modulus prescaler phase-locked loop for wireless communications. In this new architecture a swallow counter is not employed while the same total division ratio as in a conventional system can be obtained. This simple architecture shows advantages in reducing power consumption and gate-counts and is suitable for small die area and low power applications. The circuit is designed in a standard 0.35 um CMOS process.

Original languageEnglish
Title of host publicationICVC 1999 - 6th International Conference on VLSI and CAD
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages606-608
Number of pages3
ISBN (Print)0780357272, 9780780357273
DOIs
Publication statusPublished - 1999 Jan 1
Event6th International Conference on VLSI and CAD, ICVC 1999 - Seoul, Korea, Republic of
Duration: 1999 Oct 261999 Oct 27

Other

Other6th International Conference on VLSI and CAD, ICVC 1999
CountryKorea, Republic of
CitySeoul
Period99/10/2699/10/27

Fingerprint

Phase locked loops
Electric power utilization
Networks (circuits)
Communication

ASJC Scopus subject areas

  • Computer Graphics and Computer-Aided Design
  • Hardware and Architecture
  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

Kim, T., Lee, S., Choi, G., Kim, S-W., & Kim, T. (1999). Swallow counterless DMP PLL. In ICVC 1999 - 6th International Conference on VLSI and CAD (pp. 606-608). [821013] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ICVC.1999.821013

Swallow counterless DMP PLL. / Kim, Taewoo; Lee, Soonseob; Choi, Gwangseog; Kim, Soo-Won; Kim, Taegeun.

ICVC 1999 - 6th International Conference on VLSI and CAD. Institute of Electrical and Electronics Engineers Inc., 1999. p. 606-608 821013.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Kim, T, Lee, S, Choi, G, Kim, S-W & Kim, T 1999, Swallow counterless DMP PLL. in ICVC 1999 - 6th International Conference on VLSI and CAD., 821013, Institute of Electrical and Electronics Engineers Inc., pp. 606-608, 6th International Conference on VLSI and CAD, ICVC 1999, Seoul, Korea, Republic of, 99/10/26. https://doi.org/10.1109/ICVC.1999.821013
Kim T, Lee S, Choi G, Kim S-W, Kim T. Swallow counterless DMP PLL. In ICVC 1999 - 6th International Conference on VLSI and CAD. Institute of Electrical and Electronics Engineers Inc. 1999. p. 606-608. 821013 https://doi.org/10.1109/ICVC.1999.821013
Kim, Taewoo ; Lee, Soonseob ; Choi, Gwangseog ; Kim, Soo-Won ; Kim, Taegeun. / Swallow counterless DMP PLL. ICVC 1999 - 6th International Conference on VLSI and CAD. Institute of Electrical and Electronics Engineers Inc., 1999. pp. 606-608
@inproceedings{f747de5a25f340fb8a7098cec6f70dbd,
title = "Swallow counterless DMP PLL",
abstract = "This paper proposes a new simple architecture of digital dividing system in dual-modulus prescaler phase-locked loop for wireless communications. In this new architecture a swallow counter is not employed while the same total division ratio as in a conventional system can be obtained. This simple architecture shows advantages in reducing power consumption and gate-counts and is suitable for small die area and low power applications. The circuit is designed in a standard 0.35 um CMOS process.",
author = "Taewoo Kim and Soonseob Lee and Gwangseog Choi and Soo-Won Kim and Taegeun Kim",
year = "1999",
month = "1",
day = "1",
doi = "10.1109/ICVC.1999.821013",
language = "English",
isbn = "0780357272",
pages = "606--608",
booktitle = "ICVC 1999 - 6th International Conference on VLSI and CAD",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - GEN

T1 - Swallow counterless DMP PLL

AU - Kim, Taewoo

AU - Lee, Soonseob

AU - Choi, Gwangseog

AU - Kim, Soo-Won

AU - Kim, Taegeun

PY - 1999/1/1

Y1 - 1999/1/1

N2 - This paper proposes a new simple architecture of digital dividing system in dual-modulus prescaler phase-locked loop for wireless communications. In this new architecture a swallow counter is not employed while the same total division ratio as in a conventional system can be obtained. This simple architecture shows advantages in reducing power consumption and gate-counts and is suitable for small die area and low power applications. The circuit is designed in a standard 0.35 um CMOS process.

AB - This paper proposes a new simple architecture of digital dividing system in dual-modulus prescaler phase-locked loop for wireless communications. In this new architecture a swallow counter is not employed while the same total division ratio as in a conventional system can be obtained. This simple architecture shows advantages in reducing power consumption and gate-counts and is suitable for small die area and low power applications. The circuit is designed in a standard 0.35 um CMOS process.

UR - http://www.scopus.com/inward/record.url?scp=70649098758&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=70649098758&partnerID=8YFLogxK

U2 - 10.1109/ICVC.1999.821013

DO - 10.1109/ICVC.1999.821013

M3 - Conference contribution

AN - SCOPUS:70649098758

SN - 0780357272

SN - 9780780357273

SP - 606

EP - 608

BT - ICVC 1999 - 6th International Conference on VLSI and CAD

PB - Institute of Electrical and Electronics Engineers Inc.

ER -