Testing of timer function blocks in FBD

Eunkyoung Jee, Seungjae Jeon, Hojung Bang, Sungdeok Cha, Junbeom Yoo, Geeyong Park, Keechoon Kwon

Research output: Chapter in Book/Report/Conference proceedingConference contribution

5 Citations (Scopus)

Abstract

Testing for time-related behaviors of PLC software is important and should be performed carefully. We propose a structural testing technique on Function Block Diagram(FBD) networks including timer function blocks. In order to test FBD networks including timer function blocks, we generate templates for timer function blocks and transform a unit FBD into a flow-graph using the proposed templates. We apply existing testing techniques to the generated flowgraph and describe how the characteristics of timer function blocks are reflected in the testing process. By the proposed method, FBD networks including timer function blocks can be tested thoroughly without the intermediate code which was essential in the previous FBD testing. To demonstrate the effectiveness of the proposed method, we use a trip logic of bistable processor of digital plant protection systems which is being developed in Korea.

Original languageEnglish
Title of host publicationProceedings - Asia-Pacific Software Engineering Conference, APSEC
Pages243-250
Number of pages8
DOIs
Publication statusPublished - 2006 Dec 1
Externally publishedYes
EventAPSEC 2006: Asia-Pacific Software Engineering Conference - Bangalore, India
Duration: 2006 Dec 62006 Dec 8

Other

OtherAPSEC 2006: Asia-Pacific Software Engineering Conference
CountryIndia
CityBangalore
Period06/12/606/12/8

Fingerprint

Testing
Flow graphs
Programmable logic controllers

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Jee, E., Jeon, S., Bang, H., Cha, S., Yoo, J., Park, G., & Kwon, K. (2006). Testing of timer function blocks in FBD. In Proceedings - Asia-Pacific Software Engineering Conference, APSEC (pp. 243-250). [4137424] https://doi.org/10.1109/APSEC.2006.55

Testing of timer function blocks in FBD. / Jee, Eunkyoung; Jeon, Seungjae; Bang, Hojung; Cha, Sungdeok; Yoo, Junbeom; Park, Geeyong; Kwon, Keechoon.

Proceedings - Asia-Pacific Software Engineering Conference, APSEC. 2006. p. 243-250 4137424.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Jee, E, Jeon, S, Bang, H, Cha, S, Yoo, J, Park, G & Kwon, K 2006, Testing of timer function blocks in FBD. in Proceedings - Asia-Pacific Software Engineering Conference, APSEC., 4137424, pp. 243-250, APSEC 2006: Asia-Pacific Software Engineering Conference, Bangalore, India, 06/12/6. https://doi.org/10.1109/APSEC.2006.55
Jee E, Jeon S, Bang H, Cha S, Yoo J, Park G et al. Testing of timer function blocks in FBD. In Proceedings - Asia-Pacific Software Engineering Conference, APSEC. 2006. p. 243-250. 4137424 https://doi.org/10.1109/APSEC.2006.55
Jee, Eunkyoung ; Jeon, Seungjae ; Bang, Hojung ; Cha, Sungdeok ; Yoo, Junbeom ; Park, Geeyong ; Kwon, Keechoon. / Testing of timer function blocks in FBD. Proceedings - Asia-Pacific Software Engineering Conference, APSEC. 2006. pp. 243-250
@inproceedings{1e3ca2b48deb40398675fe95334f1c10,
title = "Testing of timer function blocks in FBD",
abstract = "Testing for time-related behaviors of PLC software is important and should be performed carefully. We propose a structural testing technique on Function Block Diagram(FBD) networks including timer function blocks. In order to test FBD networks including timer function blocks, we generate templates for timer function blocks and transform a unit FBD into a flow-graph using the proposed templates. We apply existing testing techniques to the generated flowgraph and describe how the characteristics of timer function blocks are reflected in the testing process. By the proposed method, FBD networks including timer function blocks can be tested thoroughly without the intermediate code which was essential in the previous FBD testing. To demonstrate the effectiveness of the proposed method, we use a trip logic of bistable processor of digital plant protection systems which is being developed in Korea.",
author = "Eunkyoung Jee and Seungjae Jeon and Hojung Bang and Sungdeok Cha and Junbeom Yoo and Geeyong Park and Keechoon Kwon",
year = "2006",
month = "12",
day = "1",
doi = "10.1109/APSEC.2006.55",
language = "English",
isbn = "0769526853",
pages = "243--250",
booktitle = "Proceedings - Asia-Pacific Software Engineering Conference, APSEC",

}

TY - GEN

T1 - Testing of timer function blocks in FBD

AU - Jee, Eunkyoung

AU - Jeon, Seungjae

AU - Bang, Hojung

AU - Cha, Sungdeok

AU - Yoo, Junbeom

AU - Park, Geeyong

AU - Kwon, Keechoon

PY - 2006/12/1

Y1 - 2006/12/1

N2 - Testing for time-related behaviors of PLC software is important and should be performed carefully. We propose a structural testing technique on Function Block Diagram(FBD) networks including timer function blocks. In order to test FBD networks including timer function blocks, we generate templates for timer function blocks and transform a unit FBD into a flow-graph using the proposed templates. We apply existing testing techniques to the generated flowgraph and describe how the characteristics of timer function blocks are reflected in the testing process. By the proposed method, FBD networks including timer function blocks can be tested thoroughly without the intermediate code which was essential in the previous FBD testing. To demonstrate the effectiveness of the proposed method, we use a trip logic of bistable processor of digital plant protection systems which is being developed in Korea.

AB - Testing for time-related behaviors of PLC software is important and should be performed carefully. We propose a structural testing technique on Function Block Diagram(FBD) networks including timer function blocks. In order to test FBD networks including timer function blocks, we generate templates for timer function blocks and transform a unit FBD into a flow-graph using the proposed templates. We apply existing testing techniques to the generated flowgraph and describe how the characteristics of timer function blocks are reflected in the testing process. By the proposed method, FBD networks including timer function blocks can be tested thoroughly without the intermediate code which was essential in the previous FBD testing. To demonstrate the effectiveness of the proposed method, we use a trip logic of bistable processor of digital plant protection systems which is being developed in Korea.

UR - http://www.scopus.com/inward/record.url?scp=46149119892&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=46149119892&partnerID=8YFLogxK

U2 - 10.1109/APSEC.2006.55

DO - 10.1109/APSEC.2006.55

M3 - Conference contribution

AN - SCOPUS:46149119892

SN - 0769526853

SN - 9780769526850

SP - 243

EP - 250

BT - Proceedings - Asia-Pacific Software Engineering Conference, APSEC

ER -