The effect of device layout schemes on RF performance of multi-finger MOSFETs

Yongho Oh, Jae-Sung Rieh

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

In this work, the effect of device dimension variation and metal wiring scheme on the RF performance of MOSFETs based on 0.13-μm RFCMOS technology has been investigated. Two sets of experiments have been carried out. In the first experiment, two types of source metal wiring options, each with various gate poly pitches, have been investigated. The results showed that the extrinsic capacitances (C e gs, C e gd) and parasitic resistances tend to increase with increasing gate poly pitch. Both cutoff frequency (fT) and maximum oscillation frequency (fmax) showed substantial degradation for the larger gate poly pitches. Based on measurement, we propose a simplified model for extrinsic parasitic capacitance as a function of gate poly pitch with different source metal wiring schemes. For the second experiment, the impact of gate metal wiring scheme and the number of gate fingers Nf on the RF performance of MOSFET has been studied. Two different types of gate metal wiring schemes, one with poly layer and the other with M2 layer, are compared. The measurement showed that the capacitance is slightly increased, while gate resistance significantly reduced, with the M2 gate wiring. As a result, fT is slightly degraded but fmax is significantly improved, especially for larger Nf, with the M2 gate wiring. The results in this work provide useful information regarding device dimension and metal wiring scheme for various RF applications of RF CMOS technology.

Original languageEnglish
Pages (from-to)785-791
Number of pages7
JournalIEICE Transactions on Electronics
VolumeE95-C
Issue number5
DOIs
Publication statusPublished - 2012 May 1

Fingerprint

Electric wiring
Metals
Capacitance
Experiments
Cutoff frequency
Degradation

Keywords

  • Fmax
  • FT
  • Gate resistance
  • Layout
  • RF MOSFET

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

The effect of device layout schemes on RF performance of multi-finger MOSFETs. / Oh, Yongho; Rieh, Jae-Sung.

In: IEICE Transactions on Electronics, Vol. E95-C, No. 5, 01.05.2012, p. 785-791.

Research output: Contribution to journalArticle

@article{2add8c741f134dbdbe9558b78ae8b210,
title = "The effect of device layout schemes on RF performance of multi-finger MOSFETs",
abstract = "In this work, the effect of device dimension variation and metal wiring scheme on the RF performance of MOSFETs based on 0.13-μm RFCMOS technology has been investigated. Two sets of experiments have been carried out. In the first experiment, two types of source metal wiring options, each with various gate poly pitches, have been investigated. The results showed that the extrinsic capacitances (C e gs, C e gd) and parasitic resistances tend to increase with increasing gate poly pitch. Both cutoff frequency (fT) and maximum oscillation frequency (fmax) showed substantial degradation for the larger gate poly pitches. Based on measurement, we propose a simplified model for extrinsic parasitic capacitance as a function of gate poly pitch with different source metal wiring schemes. For the second experiment, the impact of gate metal wiring scheme and the number of gate fingers Nf on the RF performance of MOSFET has been studied. Two different types of gate metal wiring schemes, one with poly layer and the other with M2 layer, are compared. The measurement showed that the capacitance is slightly increased, while gate resistance significantly reduced, with the M2 gate wiring. As a result, fT is slightly degraded but fmax is significantly improved, especially for larger Nf, with the M2 gate wiring. The results in this work provide useful information regarding device dimension and metal wiring scheme for various RF applications of RF CMOS technology.",
keywords = "Fmax, FT, Gate resistance, Layout, RF MOSFET",
author = "Yongho Oh and Jae-Sung Rieh",
year = "2012",
month = "5",
day = "1",
doi = "10.1587/transele.E95.C.785",
language = "English",
volume = "E95-C",
pages = "785--791",
journal = "IEICE Transactions on Electronics",
issn = "0916-8524",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "5",

}

TY - JOUR

T1 - The effect of device layout schemes on RF performance of multi-finger MOSFETs

AU - Oh, Yongho

AU - Rieh, Jae-Sung

PY - 2012/5/1

Y1 - 2012/5/1

N2 - In this work, the effect of device dimension variation and metal wiring scheme on the RF performance of MOSFETs based on 0.13-μm RFCMOS technology has been investigated. Two sets of experiments have been carried out. In the first experiment, two types of source metal wiring options, each with various gate poly pitches, have been investigated. The results showed that the extrinsic capacitances (C e gs, C e gd) and parasitic resistances tend to increase with increasing gate poly pitch. Both cutoff frequency (fT) and maximum oscillation frequency (fmax) showed substantial degradation for the larger gate poly pitches. Based on measurement, we propose a simplified model for extrinsic parasitic capacitance as a function of gate poly pitch with different source metal wiring schemes. For the second experiment, the impact of gate metal wiring scheme and the number of gate fingers Nf on the RF performance of MOSFET has been studied. Two different types of gate metal wiring schemes, one with poly layer and the other with M2 layer, are compared. The measurement showed that the capacitance is slightly increased, while gate resistance significantly reduced, with the M2 gate wiring. As a result, fT is slightly degraded but fmax is significantly improved, especially for larger Nf, with the M2 gate wiring. The results in this work provide useful information regarding device dimension and metal wiring scheme for various RF applications of RF CMOS technology.

AB - In this work, the effect of device dimension variation and metal wiring scheme on the RF performance of MOSFETs based on 0.13-μm RFCMOS technology has been investigated. Two sets of experiments have been carried out. In the first experiment, two types of source metal wiring options, each with various gate poly pitches, have been investigated. The results showed that the extrinsic capacitances (C e gs, C e gd) and parasitic resistances tend to increase with increasing gate poly pitch. Both cutoff frequency (fT) and maximum oscillation frequency (fmax) showed substantial degradation for the larger gate poly pitches. Based on measurement, we propose a simplified model for extrinsic parasitic capacitance as a function of gate poly pitch with different source metal wiring schemes. For the second experiment, the impact of gate metal wiring scheme and the number of gate fingers Nf on the RF performance of MOSFET has been studied. Two different types of gate metal wiring schemes, one with poly layer and the other with M2 layer, are compared. The measurement showed that the capacitance is slightly increased, while gate resistance significantly reduced, with the M2 gate wiring. As a result, fT is slightly degraded but fmax is significantly improved, especially for larger Nf, with the M2 gate wiring. The results in this work provide useful information regarding device dimension and metal wiring scheme for various RF applications of RF CMOS technology.

KW - Fmax

KW - FT

KW - Gate resistance

KW - Layout

KW - RF MOSFET

UR - http://www.scopus.com/inward/record.url?scp=84860817891&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84860817891&partnerID=8YFLogxK

U2 - 10.1587/transele.E95.C.785

DO - 10.1587/transele.E95.C.785

M3 - Article

AN - SCOPUS:84860817891

VL - E95-C

SP - 785

EP - 791

JO - IEICE Transactions on Electronics

JF - IEICE Transactions on Electronics

SN - 0916-8524

IS - 5

ER -