Transposable 3T-SRAM Synaptic Array Using Independent Double-Gate Feedback Field-Effect Transistors

Sola Woo; Jinsun Cho; Doohyeok Lim; Kyoungah Cho; Sangsig Kim

doi:10.1109/TED.2019.2939393

Transposable 3T-SRAM Synaptic Array Using Independent Double-Gate Feedback Field-Effect Transistors

Sola Woo, Jinsun Cho, Doohyeok Lim, Kyoungah Cho, Sangsig Kim

School of Electrical Engineering

Research output: Contribution to journal › Article › peer-review

4 Citations (Scopus)

Abstract

In this article, we present a transposable three-transistor static random access memory (3T-SRAM) array consisting of independent double-gate feedback field-effect transistors as binary synaptic devices and access transistors. The synaptic functions of the 2×2 SRAM array are investigated through mixed-mode technology computer-aided design simulations. This 3T-SRAM array provides parallel and bidirectional synaptic updates with fast operating speed. Furthermore, a simplified spike-timing-dependent plasticity learning rule is implemented by adjusting the widths of memory pulses. A compact cell area and a low-leakage power consumption allow this 3T-SRAM array to be used for adaptive synaptic devices in a large-scale neuromorphic system.

Original language	English
Article number	8836627
Pages (from-to)	4753-4758
Number of pages	6
Journal	IEEE Transactions on Electron Devices
Volume	66
Issue number	11
DOIs	https://doi.org/10.1109/TED.2019.2939393
Publication status	Published - 2019 Nov

Keywords

Double-gate
feedback field-effect transistors (FBFETs)
static random access memory (SRAM)
synapse device
transposable memory

ASJC Scopus subject areas

Electronic, Optical and Magnetic Materials
Electrical and Electronic Engineering

Access to Document

10.1109/TED.2019.2939393

Cite this

@article{9796eb008bd44b08ae7016d77d5e0a7b,

title = "Transposable 3T-SRAM Synaptic Array Using Independent Double-Gate Feedback Field-Effect Transistors",

abstract = "In this article, we present a transposable three-transistor static random access memory (3T-SRAM) array consisting of independent double-gate feedback field-effect transistors as binary synaptic devices and access transistors. The synaptic functions of the 2×2 SRAM array are investigated through mixed-mode technology computer-aided design simulations. This 3T-SRAM array provides parallel and bidirectional synaptic updates with fast operating speed. Furthermore, a simplified spike-timing-dependent plasticity learning rule is implemented by adjusting the widths of memory pulses. A compact cell area and a low-leakage power consumption allow this 3T-SRAM array to be used for adaptive synaptic devices in a large-scale neuromorphic system.",

keywords = "Double-gate, feedback field-effect transistors (FBFETs), static random access memory (SRAM), synapse device, transposable memory",

author = "Sola Woo and Jinsun Cho and Doohyeok Lim and Kyoungah Cho and Sangsig Kim",

note = "Funding Information: Manuscript received July 26, 2019; accepted September 1, 2019. Date of publication September 13, 2019; date of current version October 29, 2019. This work was supported in part by the National Research Foundation of Korea (NRF) Grant funded by the Korean Government (MSIP) under Grant NRF-2016R1E1A1A02920171, in part by the Ministry of Trade, Industry and Energy (MOTIE, Korea) through the Industrial Strategic Technology Development Program—Development of fabrication and device structure of feedback Si-channel 1T-SRAM for artificial intelligence—under Grant 10067791, and in part by the Brain Korea 21 Plus Project in 2019. The review of this article was arranged by Editor J. Kang. (Sola Woo and Jinsun Cho contributed equally to this work.) (Corresponding author: Sangsig Kim.) S. Woo, D. Lim, and K. Cho are with the Department of Electrical Engineering, Korea University, Seoul 02841, South Korea. Publisher Copyright: {\textcopyright} 1963-2012 IEEE.",

year = "2019",

month = nov,

doi = "10.1109/TED.2019.2939393",

language = "English",

volume = "66",

pages = "4753--4758",

journal = "IEEE Transactions on Electron Devices",

issn = "0018-9383",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "11",

}

TY - JOUR

T1 - Transposable 3T-SRAM Synaptic Array Using Independent Double-Gate Feedback Field-Effect Transistors

AU - Woo, Sola

AU - Cho, Jinsun

AU - Lim, Doohyeok

AU - Cho, Kyoungah

AU - Kim, Sangsig

N1 - Funding Information: Manuscript received July 26, 2019; accepted September 1, 2019. Date of publication September 13, 2019; date of current version October 29, 2019. This work was supported in part by the National Research Foundation of Korea (NRF) Grant funded by the Korean Government (MSIP) under Grant NRF-2016R1E1A1A02920171, in part by the Ministry of Trade, Industry and Energy (MOTIE, Korea) through the Industrial Strategic Technology Development Program—Development of fabrication and device structure of feedback Si-channel 1T-SRAM for artificial intelligence—under Grant 10067791, and in part by the Brain Korea 21 Plus Project in 2019. The review of this article was arranged by Editor J. Kang. (Sola Woo and Jinsun Cho contributed equally to this work.) (Corresponding author: Sangsig Kim.) S. Woo, D. Lim, and K. Cho are with the Department of Electrical Engineering, Korea University, Seoul 02841, South Korea. Publisher Copyright: © 1963-2012 IEEE.

PY - 2019/11

Y1 - 2019/11

N2 - In this article, we present a transposable three-transistor static random access memory (3T-SRAM) array consisting of independent double-gate feedback field-effect transistors as binary synaptic devices and access transistors. The synaptic functions of the 2×2 SRAM array are investigated through mixed-mode technology computer-aided design simulations. This 3T-SRAM array provides parallel and bidirectional synaptic updates with fast operating speed. Furthermore, a simplified spike-timing-dependent plasticity learning rule is implemented by adjusting the widths of memory pulses. A compact cell area and a low-leakage power consumption allow this 3T-SRAM array to be used for adaptive synaptic devices in a large-scale neuromorphic system.

AB - In this article, we present a transposable three-transistor static random access memory (3T-SRAM) array consisting of independent double-gate feedback field-effect transistors as binary synaptic devices and access transistors. The synaptic functions of the 2×2 SRAM array are investigated through mixed-mode technology computer-aided design simulations. This 3T-SRAM array provides parallel and bidirectional synaptic updates with fast operating speed. Furthermore, a simplified spike-timing-dependent plasticity learning rule is implemented by adjusting the widths of memory pulses. A compact cell area and a low-leakage power consumption allow this 3T-SRAM array to be used for adaptive synaptic devices in a large-scale neuromorphic system.

KW - Double-gate

KW - feedback field-effect transistors (FBFETs)

KW - static random access memory (SRAM)

KW - synapse device

KW - transposable memory

UR - http://www.scopus.com/inward/record.url?scp=85074448151&partnerID=8YFLogxK

U2 - 10.1109/TED.2019.2939393

DO - 10.1109/TED.2019.2939393

M3 - Article

AN - SCOPUS:85074448151

VL - 66

SP - 4753

EP - 4758

JO - IEEE Transactions on Electron Devices

JF - IEEE Transactions on Electron Devices

SN - 0018-9383

IS - 11

M1 - 8836627

ER -

Transposable 3T-SRAM Synaptic Array Using Independent Double-Gate Feedback Field-Effect Transistors

Abstract

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this