Two-stage digital I/Q demodulator employing a reconfigurable 16-phase down-mixing technique

Chanyong Jeong, Young J. Min, Soo-Won Kim

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

This letter presents a new two-stage digital I/Q demodulator employing a reconfigurable 16-phase quadrature intermediate frequency (IF) sampling technique for multistandard wireless systems such as mobile TV applications. The proposed two-stage digital I/Q demodulator provides the flexibility for the multiphase scheme such as a quadrature phase shift keying (QPSK) and 16-quadrature amplitude modulation (QAM) at the level of down-mixing, which introduces an efficient architecture for the following decimation filter. In this letter, the prototype chip has been implemented in a 0.18μm standard CMOS technology and occupied with the active chip area of 0.02mm2. The power consumption of the fabricated chip is 0.42mW with a 1.8V supply voltage at the sampling frequency of 26 MHz. The experimental results show that the proposed two-stage digital I/Q demodulator is suitable for multistandard wireless systems which require small silicon area and low power dissipation.

Original languageEnglish
Pages (from-to)177-183
Number of pages7
JournalIEICE Electronics Express
Volume7
Issue number3
DOIs
Publication statusPublished - 2010 Feb 10

Fingerprint

demodulators
Demodulators
chips
sampling
Sampling
quadrature amplitude modulation
intermediate frequencies
quadrature phase shift keying
Quadrature phase shift keying
Quadrature amplitude modulation
Silicon
quadratures
Energy dissipation
CMOS
flexibility
Electric power utilization
dissipation
prototypes
filters
Electric potential

Keywords

  • Demodulation
  • Down-mixing
  • Quadrature
  • Sigma-delta

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials
  • Condensed Matter Physics

Cite this

Two-stage digital I/Q demodulator employing a reconfigurable 16-phase down-mixing technique. / Jeong, Chanyong; Min, Young J.; Kim, Soo-Won.

In: IEICE Electronics Express, Vol. 7, No. 3, 10.02.2010, p. 177-183.

Research output: Contribution to journalArticle

@article{9b562ab2214a47efad72be8bdb365d5f,
title = "Two-stage digital I/Q demodulator employing a reconfigurable 16-phase down-mixing technique",
abstract = "This letter presents a new two-stage digital I/Q demodulator employing a reconfigurable 16-phase quadrature intermediate frequency (IF) sampling technique for multistandard wireless systems such as mobile TV applications. The proposed two-stage digital I/Q demodulator provides the flexibility for the multiphase scheme such as a quadrature phase shift keying (QPSK) and 16-quadrature amplitude modulation (QAM) at the level of down-mixing, which introduces an efficient architecture for the following decimation filter. In this letter, the prototype chip has been implemented in a 0.18μm standard CMOS technology and occupied with the active chip area of 0.02mm2. The power consumption of the fabricated chip is 0.42mW with a 1.8V supply voltage at the sampling frequency of 26 MHz. The experimental results show that the proposed two-stage digital I/Q demodulator is suitable for multistandard wireless systems which require small silicon area and low power dissipation.",
keywords = "Demodulation, Down-mixing, Quadrature, Sigma-delta",
author = "Chanyong Jeong and Min, {Young J.} and Soo-Won Kim",
year = "2010",
month = "2",
day = "10",
doi = "10.1587/elex.7.177",
language = "English",
volume = "7",
pages = "177--183",
journal = "IEICE Electronics Express",
issn = "1349-2543",
publisher = "The Institute of Electronics, Information and Communication Engineers (IEICE)",
number = "3",

}

TY - JOUR

T1 - Two-stage digital I/Q demodulator employing a reconfigurable 16-phase down-mixing technique

AU - Jeong, Chanyong

AU - Min, Young J.

AU - Kim, Soo-Won

PY - 2010/2/10

Y1 - 2010/2/10

N2 - This letter presents a new two-stage digital I/Q demodulator employing a reconfigurable 16-phase quadrature intermediate frequency (IF) sampling technique for multistandard wireless systems such as mobile TV applications. The proposed two-stage digital I/Q demodulator provides the flexibility for the multiphase scheme such as a quadrature phase shift keying (QPSK) and 16-quadrature amplitude modulation (QAM) at the level of down-mixing, which introduces an efficient architecture for the following decimation filter. In this letter, the prototype chip has been implemented in a 0.18μm standard CMOS technology and occupied with the active chip area of 0.02mm2. The power consumption of the fabricated chip is 0.42mW with a 1.8V supply voltage at the sampling frequency of 26 MHz. The experimental results show that the proposed two-stage digital I/Q demodulator is suitable for multistandard wireless systems which require small silicon area and low power dissipation.

AB - This letter presents a new two-stage digital I/Q demodulator employing a reconfigurable 16-phase quadrature intermediate frequency (IF) sampling technique for multistandard wireless systems such as mobile TV applications. The proposed two-stage digital I/Q demodulator provides the flexibility for the multiphase scheme such as a quadrature phase shift keying (QPSK) and 16-quadrature amplitude modulation (QAM) at the level of down-mixing, which introduces an efficient architecture for the following decimation filter. In this letter, the prototype chip has been implemented in a 0.18μm standard CMOS technology and occupied with the active chip area of 0.02mm2. The power consumption of the fabricated chip is 0.42mW with a 1.8V supply voltage at the sampling frequency of 26 MHz. The experimental results show that the proposed two-stage digital I/Q demodulator is suitable for multistandard wireless systems which require small silicon area and low power dissipation.

KW - Demodulation

KW - Down-mixing

KW - Quadrature

KW - Sigma-delta

UR - http://www.scopus.com/inward/record.url?scp=76749167189&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=76749167189&partnerID=8YFLogxK

U2 - 10.1587/elex.7.177

DO - 10.1587/elex.7.177

M3 - Article

VL - 7

SP - 177

EP - 183

JO - IEICE Electronics Express

JF - IEICE Electronics Express

SN - 1349-2543

IS - 3

ER -