Ultra thin packaging of the RF-MEMS devices with low loss

Yuh Kwon Park, Yong Kook Kim, Hoon Kim, Duck Jung Lee, Heung Woo Park, Chul Ju Kim, Byeong Kwon Ju

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

The importance of the thinning technology of silicon wafer is increasing in the MEMS packaging and the semiconductor packaging area. One of the packaging technique trying to do newly is 3D packaging with light weight and low cost. In this work, as ultra thin silicon substrate which has thickness of 50μm was used as capping substrate, we proposed ultra thin chip size RF-MEMS packaging technology that has vertical feed-through, ultra thin thickness (<5μm), hermetic sealing and low loss. Hence, it results in high increased density with reduced volume, and the interconnection dramatically shortened which can significantly improve the performance. The fabricated via hole size of front side was increased 10μm as 60μm and that of back side was reduced 10um as 40μm. The insertion loss of the packaged CPW was 0.54-0.67 dB.

Original languageEnglish
Title of host publication2003 Nanotechnology Conference and Trade Show - Nanotech 2003
EditorsM. Laudon, B. Romanowicz
Pages384-387
Number of pages4
Volume2
Publication statusPublished - 2003 Dec 1
Externally publishedYes
Event2003 Nanotechnology Conference and Trade Show - Nanotech 2003 - San Francisco, CA, United States
Duration: 2003 Feb 232003 Feb 27

Other

Other2003 Nanotechnology Conference and Trade Show - Nanotech 2003
CountryUnited States
CitySan Francisco, CA
Period03/2/2303/2/27

Fingerprint

MEMS
Packaging
Substrates
Insertion losses
Silicon wafers
Semiconductor materials
Silicon
Costs

Keywords

  • Packaging
  • RF-MEMS
  • Thin wafer

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Park, Y. K., Kim, Y. K., Kim, H., Lee, D. J., Park, H. W., Kim, C. J., & Ju, B. K. (2003). Ultra thin packaging of the RF-MEMS devices with low loss. In M. Laudon, & B. Romanowicz (Eds.), 2003 Nanotechnology Conference and Trade Show - Nanotech 2003 (Vol. 2, pp. 384-387)

Ultra thin packaging of the RF-MEMS devices with low loss. / Park, Yuh Kwon; Kim, Yong Kook; Kim, Hoon; Lee, Duck Jung; Park, Heung Woo; Kim, Chul Ju; Ju, Byeong Kwon.

2003 Nanotechnology Conference and Trade Show - Nanotech 2003. ed. / M. Laudon; B. Romanowicz. Vol. 2 2003. p. 384-387.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Park, YK, Kim, YK, Kim, H, Lee, DJ, Park, HW, Kim, CJ & Ju, BK 2003, Ultra thin packaging of the RF-MEMS devices with low loss. in M Laudon & B Romanowicz (eds), 2003 Nanotechnology Conference and Trade Show - Nanotech 2003. vol. 2, pp. 384-387, 2003 Nanotechnology Conference and Trade Show - Nanotech 2003, San Francisco, CA, United States, 03/2/23.
Park YK, Kim YK, Kim H, Lee DJ, Park HW, Kim CJ et al. Ultra thin packaging of the RF-MEMS devices with low loss. In Laudon M, Romanowicz B, editors, 2003 Nanotechnology Conference and Trade Show - Nanotech 2003. Vol. 2. 2003. p. 384-387
Park, Yuh Kwon ; Kim, Yong Kook ; Kim, Hoon ; Lee, Duck Jung ; Park, Heung Woo ; Kim, Chul Ju ; Ju, Byeong Kwon. / Ultra thin packaging of the RF-MEMS devices with low loss. 2003 Nanotechnology Conference and Trade Show - Nanotech 2003. editor / M. Laudon ; B. Romanowicz. Vol. 2 2003. pp. 384-387
@inproceedings{7db7a42e06fd4fe9b2c91b15181a295a,
title = "Ultra thin packaging of the RF-MEMS devices with low loss",
abstract = "The importance of the thinning technology of silicon wafer is increasing in the MEMS packaging and the semiconductor packaging area. One of the packaging technique trying to do newly is 3D packaging with light weight and low cost. In this work, as ultra thin silicon substrate which has thickness of 50μm was used as capping substrate, we proposed ultra thin chip size RF-MEMS packaging technology that has vertical feed-through, ultra thin thickness (<5μm), hermetic sealing and low loss. Hence, it results in high increased density with reduced volume, and the interconnection dramatically shortened which can significantly improve the performance. The fabricated via hole size of front side was increased 10μm as 60μm and that of back side was reduced 10um as 40μm. The insertion loss of the packaged CPW was 0.54-0.67 dB.",
keywords = "Packaging, RF-MEMS, Thin wafer",
author = "Park, {Yuh Kwon} and Kim, {Yong Kook} and Hoon Kim and Lee, {Duck Jung} and Park, {Heung Woo} and Kim, {Chul Ju} and Ju, {Byeong Kwon}",
year = "2003",
month = "12",
day = "1",
language = "English",
isbn = "0972842209",
volume = "2",
pages = "384--387",
editor = "M. Laudon and B. Romanowicz",
booktitle = "2003 Nanotechnology Conference and Trade Show - Nanotech 2003",

}

TY - GEN

T1 - Ultra thin packaging of the RF-MEMS devices with low loss

AU - Park, Yuh Kwon

AU - Kim, Yong Kook

AU - Kim, Hoon

AU - Lee, Duck Jung

AU - Park, Heung Woo

AU - Kim, Chul Ju

AU - Ju, Byeong Kwon

PY - 2003/12/1

Y1 - 2003/12/1

N2 - The importance of the thinning technology of silicon wafer is increasing in the MEMS packaging and the semiconductor packaging area. One of the packaging technique trying to do newly is 3D packaging with light weight and low cost. In this work, as ultra thin silicon substrate which has thickness of 50μm was used as capping substrate, we proposed ultra thin chip size RF-MEMS packaging technology that has vertical feed-through, ultra thin thickness (<5μm), hermetic sealing and low loss. Hence, it results in high increased density with reduced volume, and the interconnection dramatically shortened which can significantly improve the performance. The fabricated via hole size of front side was increased 10μm as 60μm and that of back side was reduced 10um as 40μm. The insertion loss of the packaged CPW was 0.54-0.67 dB.

AB - The importance of the thinning technology of silicon wafer is increasing in the MEMS packaging and the semiconductor packaging area. One of the packaging technique trying to do newly is 3D packaging with light weight and low cost. In this work, as ultra thin silicon substrate which has thickness of 50μm was used as capping substrate, we proposed ultra thin chip size RF-MEMS packaging technology that has vertical feed-through, ultra thin thickness (<5μm), hermetic sealing and low loss. Hence, it results in high increased density with reduced volume, and the interconnection dramatically shortened which can significantly improve the performance. The fabricated via hole size of front side was increased 10μm as 60μm and that of back side was reduced 10um as 40μm. The insertion loss of the packaged CPW was 0.54-0.67 dB.

KW - Packaging

KW - RF-MEMS

KW - Thin wafer

UR - http://www.scopus.com/inward/record.url?scp=6344278132&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=6344278132&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:6344278132

SN - 0972842209

VL - 2

SP - 384

EP - 387

BT - 2003 Nanotechnology Conference and Trade Show - Nanotech 2003

A2 - Laudon, M.

A2 - Romanowicz, B.

ER -