Unbiased Finite-Memory Digital Phase-Locked Loop

Sung Hyun You, Jung Min Pak, Choon Ki Ahn, Peng Shi, Myo Taeg Lim

Research output: Contribution to journalArticle

22 Citations (Scopus)

Abstract

Digital phase-locked loops (DPLLs) have been commonly used to estimate phase information. However, they exhibit poor performance or, occasionally, a divergence phenomenon, if noise information is incorrect or if there are quantization effects. To overcome the weaknesses of existing DPLLs, we propose a new DPLL with a finite-memory structure called the unbiased finite-memory DPLL (UFMDPLL). The UFMDPLL is independent of noise covariance information, and it shows intrinsic robustness properties against incorrect noise information and quantization effects due to the finite-memory structure. Through numerical simulations, we show that the proposed DPLL is more robust against incorrect noise information and quantization effects than the conventional DPLLs are.

Original languageEnglish
Article number7410011
Pages (from-to)798-802
Number of pages5
JournalIEEE Transactions on Circuits and Systems II: Express Briefs
Volume63
Issue number8
DOIs
Publication statusPublished - 2016 Aug 1

Keywords

  • Digital phase-locked loop (DPLL)
  • finite-memory structure
  • unbiasedness

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Unbiased Finite-Memory Digital Phase-Locked Loop'. Together they form a unique fingerprint.

  • Cite this