Vertical NOR-logic circuits constructed using nanoparticle films on plastic substrates

Jinyong Choi, Junggwon Yun, Kyoungah Cho, Sangsig Kim

Research output: Contribution to journalArticle

Abstract

In this study, a NOR-logic circuit is constructed by the vertical stacking of three individual thin-film transistors (TFTs) with the channels of solutionprocessed chalcogenide nanoparticle (NP) films on a plastic substrate. The NOR-logic circuit consists of two p-type HgTe NP-based TFTs, which act as drivers, and one n-type HgSe NP-based TFT, which plays the role of an active load. The logic operation is observed with a substantial difference in V out between the logic state of "00" and the other logic states, and the logic swing is >60%.

Original languageEnglish
Article number08NE02
JournalJapanese Journal of Applied Physics
Volume53
Issue number8 SPEC. ISSUE 3
DOIs
Publication statusPublished - 2014 Jan 1

Fingerprint

logic circuits
Logic circuits
Thin film transistors
logic
plastics
Plastics
Nanoparticles
nanoparticles
transistors
Substrates
thin films

ASJC Scopus subject areas

  • Engineering(all)
  • Physics and Astronomy(all)

Cite this

Vertical NOR-logic circuits constructed using nanoparticle films on plastic substrates. / Choi, Jinyong; Yun, Junggwon; Cho, Kyoungah; Kim, Sangsig.

In: Japanese Journal of Applied Physics, Vol. 53, No. 8 SPEC. ISSUE 3, 08NE02, 01.01.2014.

Research output: Contribution to journalArticle

Choi, Jinyong ; Yun, Junggwon ; Cho, Kyoungah ; Kim, Sangsig. / Vertical NOR-logic circuits constructed using nanoparticle films on plastic substrates. In: Japanese Journal of Applied Physics. 2014 ; Vol. 53, No. 8 SPEC. ISSUE 3.
@article{8acd68dc58934f6b87accf6b7f5e74aa,
title = "Vertical NOR-logic circuits constructed using nanoparticle films on plastic substrates",
abstract = "In this study, a NOR-logic circuit is constructed by the vertical stacking of three individual thin-film transistors (TFTs) with the channels of solutionprocessed chalcogenide nanoparticle (NP) films on a plastic substrate. The NOR-logic circuit consists of two p-type HgTe NP-based TFTs, which act as drivers, and one n-type HgSe NP-based TFT, which plays the role of an active load. The logic operation is observed with a substantial difference in V out between the logic state of {"}00{"} and the other logic states, and the logic swing is >60{\%}.",
author = "Jinyong Choi and Junggwon Yun and Kyoungah Cho and Sangsig Kim",
year = "2014",
month = "1",
day = "1",
doi = "10.7567/JJAP.53.08NE02",
language = "English",
volume = "53",
journal = "Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes",
issn = "0021-4922",
publisher = "Japan Society of Applied Physics",
number = "8 SPEC. ISSUE 3",

}

TY - JOUR

T1 - Vertical NOR-logic circuits constructed using nanoparticle films on plastic substrates

AU - Choi, Jinyong

AU - Yun, Junggwon

AU - Cho, Kyoungah

AU - Kim, Sangsig

PY - 2014/1/1

Y1 - 2014/1/1

N2 - In this study, a NOR-logic circuit is constructed by the vertical stacking of three individual thin-film transistors (TFTs) with the channels of solutionprocessed chalcogenide nanoparticle (NP) films on a plastic substrate. The NOR-logic circuit consists of two p-type HgTe NP-based TFTs, which act as drivers, and one n-type HgSe NP-based TFT, which plays the role of an active load. The logic operation is observed with a substantial difference in V out between the logic state of "00" and the other logic states, and the logic swing is >60%.

AB - In this study, a NOR-logic circuit is constructed by the vertical stacking of three individual thin-film transistors (TFTs) with the channels of solutionprocessed chalcogenide nanoparticle (NP) films on a plastic substrate. The NOR-logic circuit consists of two p-type HgTe NP-based TFTs, which act as drivers, and one n-type HgSe NP-based TFT, which plays the role of an active load. The logic operation is observed with a substantial difference in V out between the logic state of "00" and the other logic states, and the logic swing is >60%.

UR - http://www.scopus.com/inward/record.url?scp=84906064996&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84906064996&partnerID=8YFLogxK

U2 - 10.7567/JJAP.53.08NE02

DO - 10.7567/JJAP.53.08NE02

M3 - Article

VL - 53

JO - Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes

JF - Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes

SN - 0021-4922

IS - 8 SPEC. ISSUE 3

M1 - 08NE02

ER -