Vertically integrated logic circuits constructed using ZnO-nanowire-based field-effect transistors on plastic substrates

Jeongmin Kang, Taeho Moon, Youngin Jeon, Ho Young Kim, Sangsig Kim

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

ZnO-nanowire-based logic circuits were constructed by the vertical integration of multilayered field-effect transistors (FETs) on plastic substrates. ZnO nanowires with an average diameter of ~100 nm were synthesized by thermal chemical vapor deposition for use as the channel material in FETs. The ZnO-based FETs exhibited a high ION/IOFF of >106, with the characteristic of n-type depletion modes. For vertically integrated logic circuits, three multilayer FETs were sequentially prepared. The stacked FETs were connected in series via electrodes, and C-PVPs were used for the layerisolation material. The NOT and NAND gates exhibited large logic-swing values of ~93%. These results demonstrate the feasibility of three dimensional flexible logic circuits.

Original languageEnglish
Pages (from-to)3526-3528
Number of pages3
JournalJournal of Nanoscience and Nanotechnology
Volume13
Issue number5
DOIs
Publication statusPublished - 2013 May 1

Fingerprint

Nanowires
logic circuits
Logic circuits
Field effect transistors
Plastics
integrated circuits
Integrated circuits
nanowires
plastics
field effect transistors
Substrates
Electrodes
Hot Temperature
logic
Chemical vapor deposition
Multilayers
depletion
vapor deposition
electrodes

Keywords

  • Field-effect transistor
  • Logic circuit
  • Plastic substrate
  • Vertical integration
  • ZnO nanowire

ASJC Scopus subject areas

  • Condensed Matter Physics
  • Chemistry(all)
  • Materials Science(all)
  • Bioengineering
  • Biomedical Engineering

Cite this

Vertically integrated logic circuits constructed using ZnO-nanowire-based field-effect transistors on plastic substrates. / Kang, Jeongmin; Moon, Taeho; Jeon, Youngin; Kim, Ho Young; Kim, Sangsig.

In: Journal of Nanoscience and Nanotechnology, Vol. 13, No. 5, 01.05.2013, p. 3526-3528.

Research output: Contribution to journalArticle

@article{4373eb0a2a5f4646bbfaa61109f4d411,
title = "Vertically integrated logic circuits constructed using ZnO-nanowire-based field-effect transistors on plastic substrates",
abstract = "ZnO-nanowire-based logic circuits were constructed by the vertical integration of multilayered field-effect transistors (FETs) on plastic substrates. ZnO nanowires with an average diameter of ~100 nm were synthesized by thermal chemical vapor deposition for use as the channel material in FETs. The ZnO-based FETs exhibited a high ION/IOFF of >106, with the characteristic of n-type depletion modes. For vertically integrated logic circuits, three multilayer FETs were sequentially prepared. The stacked FETs were connected in series via electrodes, and C-PVPs were used for the layerisolation material. The NOT and NAND gates exhibited large logic-swing values of ~93{\%}. These results demonstrate the feasibility of three dimensional flexible logic circuits.",
keywords = "Field-effect transistor, Logic circuit, Plastic substrate, Vertical integration, ZnO nanowire",
author = "Jeongmin Kang and Taeho Moon and Youngin Jeon and Kim, {Ho Young} and Sangsig Kim",
year = "2013",
month = "5",
day = "1",
doi = "10.1166/jnn.2013.7230",
language = "English",
volume = "13",
pages = "3526--3528",
journal = "Journal of Nanoscience and Nanotechnology",
issn = "1533-4880",
publisher = "American Scientific Publishers",
number = "5",

}

TY - JOUR

T1 - Vertically integrated logic circuits constructed using ZnO-nanowire-based field-effect transistors on plastic substrates

AU - Kang, Jeongmin

AU - Moon, Taeho

AU - Jeon, Youngin

AU - Kim, Ho Young

AU - Kim, Sangsig

PY - 2013/5/1

Y1 - 2013/5/1

N2 - ZnO-nanowire-based logic circuits were constructed by the vertical integration of multilayered field-effect transistors (FETs) on plastic substrates. ZnO nanowires with an average diameter of ~100 nm were synthesized by thermal chemical vapor deposition for use as the channel material in FETs. The ZnO-based FETs exhibited a high ION/IOFF of >106, with the characteristic of n-type depletion modes. For vertically integrated logic circuits, three multilayer FETs were sequentially prepared. The stacked FETs were connected in series via electrodes, and C-PVPs were used for the layerisolation material. The NOT and NAND gates exhibited large logic-swing values of ~93%. These results demonstrate the feasibility of three dimensional flexible logic circuits.

AB - ZnO-nanowire-based logic circuits were constructed by the vertical integration of multilayered field-effect transistors (FETs) on plastic substrates. ZnO nanowires with an average diameter of ~100 nm were synthesized by thermal chemical vapor deposition for use as the channel material in FETs. The ZnO-based FETs exhibited a high ION/IOFF of >106, with the characteristic of n-type depletion modes. For vertically integrated logic circuits, three multilayer FETs were sequentially prepared. The stacked FETs were connected in series via electrodes, and C-PVPs were used for the layerisolation material. The NOT and NAND gates exhibited large logic-swing values of ~93%. These results demonstrate the feasibility of three dimensional flexible logic circuits.

KW - Field-effect transistor

KW - Logic circuit

KW - Plastic substrate

KW - Vertical integration

KW - ZnO nanowire

UR - http://www.scopus.com/inward/record.url?scp=84876934430&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84876934430&partnerID=8YFLogxK

U2 - 10.1166/jnn.2013.7230

DO - 10.1166/jnn.2013.7230

M3 - Article

C2 - 23858894

AN - SCOPUS:84876934430

VL - 13

SP - 3526

EP - 3528

JO - Journal of Nanoscience and Nanotechnology

JF - Journal of Nanoscience and Nanotechnology

SN - 1533-4880

IS - 5

ER -