VLSI chip for isolated speech recognition system

Sung Nam Kim, In Chul Hwang, Young Woo Kim, Soo-Won Kim

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

A VLSI chip is designed as an one chip solution for isolated speech recognition system. It is a integrated processor which detects endpoint, extracts feature vector from speech signal, and computes the spectral distances using a dynamic time warping technique. It is designed using a 0.8 μm CMOS technology including 66,760 gates, and runs with a 10MHz clock. The designed chip can recognize 1000 isolated words per second with an average recognition accuracy of 90.3%.

Original languageEnglish
Title of host publicationDigest of Technical Papers - IEEE International Conference on Consumer Electronics
PublisherIEEE
Pages118-119
Number of pages2
Publication statusPublished - 1996
EventProceedings of the 1996 IEEE International Conference on Consumer Electronics - Rosemont, IL, USA
Duration: 1996 Jun 51996 Jun 7

Other

OtherProceedings of the 1996 IEEE International Conference on Consumer Electronics
CityRosemont, IL, USA
Period96/6/596/6/7

Fingerprint

Speech recognition
Clocks

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Industrial and Manufacturing Engineering

Cite this

Kim, S. N., Hwang, I. C., Kim, Y. W., & Kim, S-W. (1996). VLSI chip for isolated speech recognition system. In Digest of Technical Papers - IEEE International Conference on Consumer Electronics (pp. 118-119). IEEE.

VLSI chip for isolated speech recognition system. / Kim, Sung Nam; Hwang, In Chul; Kim, Young Woo; Kim, Soo-Won.

Digest of Technical Papers - IEEE International Conference on Consumer Electronics. IEEE, 1996. p. 118-119.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Kim, SN, Hwang, IC, Kim, YW & Kim, S-W 1996, VLSI chip for isolated speech recognition system. in Digest of Technical Papers - IEEE International Conference on Consumer Electronics. IEEE, pp. 118-119, Proceedings of the 1996 IEEE International Conference on Consumer Electronics, Rosemont, IL, USA, 96/6/5.
Kim SN, Hwang IC, Kim YW, Kim S-W. VLSI chip for isolated speech recognition system. In Digest of Technical Papers - IEEE International Conference on Consumer Electronics. IEEE. 1996. p. 118-119
Kim, Sung Nam ; Hwang, In Chul ; Kim, Young Woo ; Kim, Soo-Won. / VLSI chip for isolated speech recognition system. Digest of Technical Papers - IEEE International Conference on Consumer Electronics. IEEE, 1996. pp. 118-119
@inproceedings{4430dc3db54c42cea41469d021131e38,
title = "VLSI chip for isolated speech recognition system",
abstract = "A VLSI chip is designed as an one chip solution for isolated speech recognition system. It is a integrated processor which detects endpoint, extracts feature vector from speech signal, and computes the spectral distances using a dynamic time warping technique. It is designed using a 0.8 μm CMOS technology including 66,760 gates, and runs with a 10MHz clock. The designed chip can recognize 1000 isolated words per second with an average recognition accuracy of 90.3{\%}.",
author = "Kim, {Sung Nam} and Hwang, {In Chul} and Kim, {Young Woo} and Soo-Won Kim",
year = "1996",
language = "English",
pages = "118--119",
booktitle = "Digest of Technical Papers - IEEE International Conference on Consumer Electronics",
publisher = "IEEE",

}

TY - GEN

T1 - VLSI chip for isolated speech recognition system

AU - Kim, Sung Nam

AU - Hwang, In Chul

AU - Kim, Young Woo

AU - Kim, Soo-Won

PY - 1996

Y1 - 1996

N2 - A VLSI chip is designed as an one chip solution for isolated speech recognition system. It is a integrated processor which detects endpoint, extracts feature vector from speech signal, and computes the spectral distances using a dynamic time warping technique. It is designed using a 0.8 μm CMOS technology including 66,760 gates, and runs with a 10MHz clock. The designed chip can recognize 1000 isolated words per second with an average recognition accuracy of 90.3%.

AB - A VLSI chip is designed as an one chip solution for isolated speech recognition system. It is a integrated processor which detects endpoint, extracts feature vector from speech signal, and computes the spectral distances using a dynamic time warping technique. It is designed using a 0.8 μm CMOS technology including 66,760 gates, and runs with a 10MHz clock. The designed chip can recognize 1000 isolated words per second with an average recognition accuracy of 90.3%.

UR - http://www.scopus.com/inward/record.url?scp=0029696871&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0029696871&partnerID=8YFLogxK

M3 - Conference contribution

SP - 118

EP - 119

BT - Digest of Technical Papers - IEEE International Conference on Consumer Electronics

PB - IEEE

ER -