Wired-OR property and improved structure of recovered energy logic (REL)

Research output: Contribution to journalArticle

Abstract

A modified MOS REL structure is proposed, which exhibits the wired-OR property and enhances speed and power characteristics. Proposed MOS REL gates have been fabricated and tested. It is shown that the power x delay product of an MOS REL inverter is enhanced by 26% with a smaller silicon area.

Original languageEnglish
Pages (from-to)760-762
Number of pages3
JournalElectronics Letters
Volume33
Issue number9
Publication statusPublished - 1997 Apr 24

Fingerprint

Logic gates
Silicon

Keywords

  • Logic circuits
  • Logic design

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Wired-OR property and improved structure of recovered energy logic (REL). / Kim, Chulwoo; Kim, Soo-Won.

In: Electronics Letters, Vol. 33, No. 9, 24.04.1997, p. 760-762.

Research output: Contribution to journalArticle

@article{923c9666b66a4d29ad55d3e39fe46fad,
title = "Wired-OR property and improved structure of recovered energy logic (REL)",
abstract = "A modified MOS REL structure is proposed, which exhibits the wired-OR property and enhances speed and power characteristics. Proposed MOS REL gates have been fabricated and tested. It is shown that the power x delay product of an MOS REL inverter is enhanced by 26{\%} with a smaller silicon area.",
keywords = "Logic circuits, Logic design",
author = "Chulwoo Kim and Soo-Won Kim",
year = "1997",
month = "4",
day = "24",
language = "English",
volume = "33",
pages = "760--762",
journal = "Electronics Letters",
issn = "0013-5194",
publisher = "Institution of Engineering and Technology",
number = "9",

}

TY - JOUR

T1 - Wired-OR property and improved structure of recovered energy logic (REL)

AU - Kim, Chulwoo

AU - Kim, Soo-Won

PY - 1997/4/24

Y1 - 1997/4/24

N2 - A modified MOS REL structure is proposed, which exhibits the wired-OR property and enhances speed and power characteristics. Proposed MOS REL gates have been fabricated and tested. It is shown that the power x delay product of an MOS REL inverter is enhanced by 26% with a smaller silicon area.

AB - A modified MOS REL structure is proposed, which exhibits the wired-OR property and enhances speed and power characteristics. Proposed MOS REL gates have been fabricated and tested. It is shown that the power x delay product of an MOS REL inverter is enhanced by 26% with a smaller silicon area.

KW - Logic circuits

KW - Logic design

UR - http://www.scopus.com/inward/record.url?scp=5244335944&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=5244335944&partnerID=8YFLogxK

M3 - Article

AN - SCOPUS:5244335944

VL - 33

SP - 760

EP - 762

JO - Electronics Letters

JF - Electronics Letters

SN - 0013-5194

IS - 9

ER -